From 908d84d3d1cd95ab202d843bfae22ceaf670c133 Mon Sep 17 00:00:00 2001
From: Quentin Berthet <quentin.berthet@hesge.ch>
Date: Wed, 16 Dec 2020 16:55:17 +0100
Subject: [PATCH] Add scalp_hl2 comonent, imported from DMX ip, not modified
yet
---
ips/hw/scalp_hl2/src/hdl/scalp_hl2.vhd | 484 ++++++++++++++
.../scalp_hl2/src/hdl/scalp_hl2_S00_AXI.vhd | 442 +++++++++++++
.../scalp_hl2/src/hdl/scalp_hl2_S01_AXI.vhd | 592 ++++++++++++++++++
ips/hw/scalp_hl2/src/hdl/scalp_hl2_bram.vhd | 129 ++++
ips/hw/scalp_hl2/src/hdl/scalp_hl2_ctrl.vhd | 216 +++++++
ips/hw/scalp_hl2/src/hdl/scalp_hl2_pkg.vhd | 76 +++
ips/hw/scalp_hl2/src/hdl/scalp_hl2_uart.vhd | 145 +++++
.../ip_core/blk_mem_gen_0/blk_mem_gen_0.xci | 322 ++++++++++
ips/hw/scalp_hl2/src/sim/tb_scalp_hl2.vhd | 34 +
.../2019.2/lin64/.scripts/.prompt_colors.tcl | 37 ++
.../lin64/.scripts/clean_prj_scalp_hl2.sh | 40 ++
.../lin64/.scripts/create_prj_scalp_hl2.sh | 27 +
.../lin64/.scripts/create_prj_scalp_hl2.tcl | 147 +++++
.../lin64/.scripts/open_prj_scalp_hl2.sh | 25 +
.../scalp_hl2/2019.2/lin64/.scripts/utils.tcl | 62 ++
ips/vivado/scalp_hl2/2019.2/lin64/setup.sh | 30 +
.../2019.2/src/ipi_tcl/scalp_hl2_ipi.tcl | 0
tools/config/scalp_hl2.json | 29 +
18 files changed, 2837 insertions(+)
create mode 100644 ips/hw/scalp_hl2/src/hdl/scalp_hl2.vhd
create mode 100755 ips/hw/scalp_hl2/src/hdl/scalp_hl2_S00_AXI.vhd
create mode 100755 ips/hw/scalp_hl2/src/hdl/scalp_hl2_S01_AXI.vhd
create mode 100755 ips/hw/scalp_hl2/src/hdl/scalp_hl2_bram.vhd
create mode 100755 ips/hw/scalp_hl2/src/hdl/scalp_hl2_ctrl.vhd
create mode 100755 ips/hw/scalp_hl2/src/hdl/scalp_hl2_pkg.vhd
create mode 100755 ips/hw/scalp_hl2/src/hdl/scalp_hl2_uart.vhd
create mode 100755 ips/hw/scalp_hl2/src/ip_core/blk_mem_gen_0/blk_mem_gen_0.xci
create mode 100644 ips/hw/scalp_hl2/src/sim/tb_scalp_hl2.vhd
create mode 100644 ips/vivado/scalp_hl2/2019.2/lin64/.scripts/.prompt_colors.tcl
create mode 100755 ips/vivado/scalp_hl2/2019.2/lin64/.scripts/clean_prj_scalp_hl2.sh
create mode 100755 ips/vivado/scalp_hl2/2019.2/lin64/.scripts/create_prj_scalp_hl2.sh
create mode 100644 ips/vivado/scalp_hl2/2019.2/lin64/.scripts/create_prj_scalp_hl2.tcl
create mode 100755 ips/vivado/scalp_hl2/2019.2/lin64/.scripts/open_prj_scalp_hl2.sh
create mode 100644 ips/vivado/scalp_hl2/2019.2/lin64/.scripts/utils.tcl
create mode 100755 ips/vivado/scalp_hl2/2019.2/lin64/setup.sh
create mode 100644 ips/vivado/scalp_hl2/2019.2/src/ipi_tcl/scalp_hl2_ipi.tcl
create mode 100644 tools/config/scalp_hl2.json
diff --git a/ips/hw/scalp_hl2/src/hdl/scalp_hl2.vhd b/ips/hw/scalp_hl2/src/hdl/scalp_hl2.vhd
new file mode 100644
index 0000000..4eb6709
--- /dev/null
+++ b/ips/hw/scalp_hl2/src/hdl/scalp_hl2.vhd
@@ -0,0 +1,484 @@
+----------------------------------------------------------------------------------
+-- _ _
+-- | |_ ___ _ __(_)__ _
+-- | ' \/ -_) '_ \ / _` |
+-- |_||_\___| .__/_\__,_|
+-- |_|
+--
+----------------------------------------------------------------------------------
+--
+-- Company: hepia
+-- Author: Quentin Berthet <quentin.berthet@hesge.ch
+--
+-- Module Name: scalp_hl2 - arch
+-- Target Device: hepia-cores.ch:scalp_node:part0:0.1 xc7z015clg485-2
+-- Tool version: 2019.2
+-- Description: scalp_hl2
+--
+-- Last update: 2020/12/16 16:24:47
+--
+---------------------------------------------------------------------------------
+
+library ieee;
+use ieee.std_logic_1164.all;
+use ieee.numeric_std.all;
+
+library xil_defaultlib;
+use xil_defaultlib.scalp_hl2_pkg.all;
+
+entity scalp_hl2 is
+ generic (
+ -- Users to add parameters here
+
+ G_PORT_COUNT : integer := 1;
+ G_CLK_DIV : integer := 200;
+
+ -- User parameters ends
+ -- Do not modify the parameters beyond this line
+
+ -- Parameters of Axi Slave Bus Interface S00_AXI
+ C_S00_AXI_DATA_WIDTH : integer := 32;
+ C_S00_AXI_ADDR_WIDTH : integer := 4;
+
+ -- Parameters of Axi Slave Bus Interface S01_AXI
+ C_S01_AXI_ID_WIDTH : integer := 1;
+ C_S01_AXI_DATA_WIDTH : integer := 32;
+ C_S01_AXI_ADDR_WIDTH : integer := 19;
+ C_S01_AXI_AWUSER_WIDTH : integer := 0;
+ C_S01_AXI_ARUSER_WIDTH : integer := 0;
+ C_S01_AXI_WUSER_WIDTH : integer := 0;
+ C_S01_AXI_RUSER_WIDTH : integer := 0;
+ C_S01_AXI_BUSER_WIDTH : integer := 0
+ );
+ port (
+ -- Users to add ports here
+
+ DMX_OUT : out std_logic_vector(G_PORT_COUNT-1 downto 0);
+
+ -- User ports ends
+ -- Do not modify the ports beyond this line
+
+ AXI_ACLK : in std_logic;
+ AXI_ARESETN : in std_logic;
+
+ -- Ports of Axi Slave Bus Interface S00_AXI
+ S00_AXI_AWADDR : in std_logic_vector(C_S00_AXI_ADDR_WIDTH-1 downto 0);
+ S00_AXI_AWPROT : in std_logic_vector(2 downto 0);
+ S00_AXI_AWVALID : in std_logic;
+ S00_AXI_AWREADY : out std_logic;
+ S00_AXI_WDATA : in std_logic_vector(C_S00_AXI_DATA_WIDTH-1 downto 0);
+ S00_AXI_WSTRB : in std_logic_vector((C_S00_AXI_DATA_WIDTH/8)-1 downto 0);
+ S00_AXI_WVALID : in std_logic;
+ S00_AXI_WREADY : out std_logic;
+ S00_AXI_BRESP : out std_logic_vector(1 downto 0);
+ S00_AXI_BVALID : out std_logic;
+ S00_AXI_BREADY : in std_logic;
+ S00_AXI_ARADDR : in std_logic_vector(C_S00_AXI_ADDR_WIDTH-1 downto 0);
+ S00_AXI_ARPROT : in std_logic_vector(2 downto 0);
+ S00_AXI_ARVALID : in std_logic;
+ S00_AXI_ARREADY : out std_logic;
+ S00_AXI_RDATA : out std_logic_vector(C_S00_AXI_DATA_WIDTH-1 downto 0);
+ S00_AXI_RRESP : out std_logic_vector(1 downto 0);
+ S00_AXI_RVALID : out std_logic;
+ S00_AXI_RREADY : in std_logic;
+
+ -- Ports of Axi Slave Bus Interface S01_AXI
+ S01_AXI_AWID : in std_logic_vector(C_S01_AXI_ID_WIDTH-1 downto 0);
+ S01_AXI_AWADDR : in std_logic_vector(C_S01_AXI_ADDR_WIDTH-1 downto 0);
+ S01_AXI_AWLEN : in std_logic_vector(7 downto 0);
+ S01_AXI_AWSIZE : in std_logic_vector(2 downto 0);
+ S01_AXI_AWBURST : in std_logic_vector(1 downto 0);
+ S01_AXI_AWLOCK : in std_logic;
+ S01_AXI_AWCACHE : in std_logic_vector(3 downto 0);
+ S01_AXI_AWPROT : in std_logic_vector(2 downto 0);
+ S01_AXI_AWQOS : in std_logic_vector(3 downto 0);
+ S01_AXI_AWREGION : in std_logic_vector(3 downto 0);
+ --**s01_axi_awuser : in std_logic_vector(C_S01_AXI_AWUSER_WIDTH-1 downto 0);
+ S01_AXI_AWVALID : in std_logic;
+ S01_AXI_AWREADY : out std_logic;
+ S01_AXI_WDATA : in std_logic_vector(C_S01_AXI_DATA_WIDTH-1 downto 0);
+ S01_AXI_WSTRB : in std_logic_vector((C_S01_AXI_DATA_WIDTH/8)-1 downto 0);
+ S01_AXI_WLAST : in std_logic;
+ --**s01_axi_wuser : in std_logic_vector(C_S01_AXI_WUSER_WIDTH-1 downto 0);
+ S01_AXI_WVALID : in std_logic;
+ S01_AXI_WREADY : out std_logic;
+ S01_AXI_BID : out std_logic_vector(C_S01_AXI_ID_WIDTH-1 downto 0);
+ S01_AXI_BRESP : out std_logic_vector(1 downto 0);
+ --**s01_axi_buser : out std_logic_vector(C_S01_AXI_BUSER_WIDTH-1 downto 0);
+ S01_AXI_BVALID : out std_logic;
+ S01_AXI_BREADY : in std_logic;
+ S01_AXI_ARID : in std_logic_vector(C_S01_AXI_ID_WIDTH-1 downto 0);
+ S01_AXI_ARADDR : in std_logic_vector(C_S01_AXI_ADDR_WIDTH-1 downto 0);
+ S01_AXI_ARLEN : in std_logic_vector(7 downto 0);
+ S01_AXI_ARSIZE : in std_logic_vector(2 downto 0);
+ S01_AXI_ARBURST : in std_logic_vector(1 downto 0);
+ S01_AXI_ARLOCK : in std_logic;
+ S01_AXI_ARCACHE : in std_logic_vector(3 downto 0);
+ S01_AXI_ARPROT : in std_logic_vector(2 downto 0);
+ S01_AXI_ARQOS : in std_logic_vector(3 downto 0);
+ S01_AXI_ARREGION : in std_logic_vector(3 downto 0);
+ --**s01_axi_aruser : in std_logic_vector(C_S01_AXI_ARUSER_WIDTH-1 downto 0);
+ S01_AXI_ARVALID : in std_logic;
+ S01_AXI_ARREADY : out std_logic;
+ S01_AXI_RID : out std_logic_vector(C_S01_AXI_ID_WIDTH-1 downto 0);
+ S01_AXI_RDATA : out std_logic_vector(C_S01_AXI_DATA_WIDTH-1 downto 0);
+ S01_AXI_RRESP : out std_logic_vector(1 downto 0);
+ S01_AXI_RLAST : out std_logic;
+ --**s01_axi_ruser : out std_logic_vector(C_S01_AXI_RUSER_WIDTH-1 downto 0);
+ S01_AXI_RVALID : out std_logic;
+ S01_AXI_RREADY : in std_logic
+ );
+end scalp_hl2;
+
+architecture arch of scalp_hl2 is
+
+ -- component declaration
+ component scalp_hl2_S00_AXI is
+ generic (
+ G_PORT_COUNT : integer := 1;
+ C_S_AXI_DATA_WIDTH : integer := 32;
+ C_S_AXI_ADDR_WIDTH : integer := 4
+ );
+ port (
+ ir_mab_clk : out std_logic_vector(C_REG_MAB_CLK_SIZE-1 downto 0);
+ ir_break_clk : out std_logic_vector(C_REG_BREAK_CLK_SIZE-1 downto 0);
+ ir_bit_clk : out std_logic_vector(C_REG_BIT_CLK_SIZE-1 downto 0);
+ ir_chan_count : out std_logic_vector(C_REG_CHAN_COUNT_SIZE-1 downto 0);
+ ir_global_en : out std_logic_vector(C_REG_GLOBAL_EN_SIZE-1 downto 0);
+ ir_sof_value : out std_logic_vector((C_REG_SOF_VALUE_SIZE*G_PORT_COUNT)-1 downto 0);
+ ir_idl_value : out std_logic_vector((C_REG_IDL_SIZE*G_PORT_COUNT)-1 downto 0);
+ ir_chan_en : out std_logic_vector((C_REG_EN_SIZE*G_PORT_COUNT)-1 downto 0);
+
+ S_AXI_ACLK : in std_logic;
+ S_AXI_ARESETN : in std_logic;
+ S_AXI_AWADDR : in std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);
+ S_AXI_AWPROT : in std_logic_vector(2 downto 0);
+ S_AXI_AWVALID : in std_logic;
+ S_AXI_AWREADY : out std_logic;
+ S_AXI_WDATA : in std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
+ S_AXI_WSTRB : in std_logic_vector((C_S_AXI_DATA_WIDTH/8)-1 downto 0);
+ S_AXI_WVALID : in std_logic;
+ S_AXI_WREADY : out std_logic;
+ S_AXI_BRESP : out std_logic_vector(1 downto 0);
+ S_AXI_BVALID : out std_logic;
+ S_AXI_BREADY : in std_logic;
+ S_AXI_ARADDR : in std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);
+ S_AXI_ARPROT : in std_logic_vector(2 downto 0);
+ S_AXI_ARVALID : in std_logic;
+ S_AXI_ARREADY : out std_logic;
+ S_AXI_RDATA : out std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
+ S_AXI_RRESP : out std_logic_vector(1 downto 0);
+ S_AXI_RVALID : out std_logic;
+ S_AXI_RREADY : in std_logic
+ );
+ end component scalp_hl2_S00_AXI;
+
+ component scalp_hl2_S01_AXI is
+ generic (
+ G_PORT_COUNT : integer := 1;
+ C_S_AXI_ID_WIDTH : integer := 1;
+ C_S_AXI_DATA_WIDTH : integer := 32;
+ C_S_AXI_ADDR_WIDTH : integer := 6;
+ C_S_AXI_AWUSER_WIDTH : integer := 0;
+ C_S_AXI_ARUSER_WIDTH : integer := 0;
+ C_S_AXI_WUSER_WIDTH : integer := 0;
+ C_S_AXI_RUSER_WIDTH : integer := 0;
+ C_S_AXI_BUSER_WIDTH : integer := 0
+ );
+ port (
+
+ i_bram_rdata : in std_logic_vector(31 downto 0);
+ o_bram_addr : out std_logic_vector(16 downto 0);
+ o_bram_wdata : out std_logic_vector(31 downto 0);
+ o_bram_en : out std_logic;
+ o_bram_we : out std_logic_vector(3 downto 0);
+
+ S_AXI_ACLK : in std_logic;
+ S_AXI_ARESETN : in std_logic;
+ S_AXI_AWID : in std_logic_vector(C_S_AXI_ID_WIDTH-1 downto 0);
+ S_AXI_AWADDR : in std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);
+ S_AXI_AWLEN : in std_logic_vector(7 downto 0);
+ S_AXI_AWSIZE : in std_logic_vector(2 downto 0);
+ S_AXI_AWBURST : in std_logic_vector(1 downto 0);
+ S_AXI_AWLOCK : in std_logic;
+ S_AXI_AWCACHE : in std_logic_vector(3 downto 0);
+ S_AXI_AWPROT : in std_logic_vector(2 downto 0);
+ S_AXI_AWQOS : in std_logic_vector(3 downto 0);
+ S_AXI_AWREGION : in std_logic_vector(3 downto 0);
+ --**S_AXI_AWUSER : in std_logic_vector(C_S_AXI_AWUSER_WIDTH-1 downto 0);
+ S_AXI_AWVALID : in std_logic;
+ S_AXI_AWREADY : out std_logic;
+ S_AXI_WDATA : in std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
+ S_AXI_WSTRB : in std_logic_vector((C_S_AXI_DATA_WIDTH/8)-1 downto 0);
+ S_AXI_WLAST : in std_logic;
+ --**S_AXI_WUSER : in std_logic_vector(C_S_AXI_WUSER_WIDTH-1 downto 0);
+ S_AXI_WVALID : in std_logic;
+ S_AXI_WREADY : out std_logic;
+ S_AXI_BID : out std_logic_vector(C_S_AXI_ID_WIDTH-1 downto 0);
+ S_AXI_BRESP : out std_logic_vector(1 downto 0);
+ --**S_AXI_BUSER : out std_logic_vector(C_S_AXI_BUSER_WIDTH-1 downto 0);
+ S_AXI_BVALID : out std_logic;
+ S_AXI_BREADY : in std_logic;
+ S_AXI_ARID : in std_logic_vector(C_S_AXI_ID_WIDTH-1 downto 0);
+ S_AXI_ARADDR : in std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);
+ S_AXI_ARLEN : in std_logic_vector(7 downto 0);
+ S_AXI_ARSIZE : in std_logic_vector(2 downto 0);
+ S_AXI_ARBURST : in std_logic_vector(1 downto 0);
+ S_AXI_ARLOCK : in std_logic;
+ S_AXI_ARCACHE : in std_logic_vector(3 downto 0);
+ S_AXI_ARPROT : in std_logic_vector(2 downto 0);
+ S_AXI_ARQOS : in std_logic_vector(3 downto 0);
+ S_AXI_ARREGION : in std_logic_vector(3 downto 0);
+ --**S_AXI_ARUSER : in std_logic_vector(C_S_AXI_ARUSER_WIDTH-1 downto 0);
+ S_AXI_ARVALID : in std_logic;
+ S_AXI_ARREADY : out std_logic;
+ S_AXI_RID : out std_logic_vector(C_S_AXI_ID_WIDTH-1 downto 0);
+ S_AXI_RDATA : out std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
+ S_AXI_RRESP : out std_logic_vector(1 downto 0);
+ S_AXI_RLAST : out std_logic;
+ --**S_AXI_RUSER : out std_logic_vector(C_S_AXI_RUSER_WIDTH-1 downto 0);
+ S_AXI_RVALID : out std_logic;
+ S_AXI_RREADY : in std_logic
+ );
+ end component scalp_hl2_S01_AXI;
+
+
+ component scalp_hl2_ctrl is
+ generic (
+ G_PORT_COUNT : integer
+ );
+ port (
+ i_clk : in std_logic;
+ i_nrst : in std_logic;
+
+ -- Config registers
+ ir_mab_clk : in std_logic_vector(C_REG_MAB_CLK_SIZE-1 downto 0);
+ ir_break_clk : in std_logic_vector(C_REG_BREAK_CLK_SIZE-1 downto 0);
+ ir_bit_clk : in std_logic_vector(C_REG_BIT_CLK_SIZE-1 downto 0);
+ ir_chan_count : in std_logic_vector(C_REG_CHAN_COUNT_SIZE-1 downto 0);
+ ir_global_en : in std_logic_vector(C_REG_GLOBAL_EN_SIZE-1 downto 0);
+ ir_sof_value : in std_logic_vector((C_REG_SOF_VALUE_SIZE*G_PORT_COUNT)-1 downto 0);
+ ir_idl_value : in std_logic_vector((C_REG_IDL_SIZE*G_PORT_COUNT)-1 downto 0);
+ ir_chan_en : in std_logic_vector((C_REG_EN_SIZE*G_PORT_COUNT)-1 downto 0);
+
+ -- Data bus
+ i_data : in std_logic_vector((8*G_PORT_COUNT)-1 downto 0);
+ o_addr : out std_logic_vector(C_REG_CHAN_COUNT_SIZE-1 downto 0);
+ o_rden : out std_logic;
+
+ -- Dmx
+ o_dmx : out std_logic_vector(G_PORT_COUNT-1 downto 0)
+ );
+ end component scalp_hl2_ctrl;
+
+ component scalp_hl2_bram is
+ generic (
+ G_PORT_COUNT : integer
+ );
+ port (
+ i_clk : in std_logic;
+ i_nrst : in std_logic;
+
+ -- AXI Ports Data bus
+ o_axi_data : out std_logic_vector(31 downto 0);
+ i_axi_addr : in std_logic_vector(16 downto 0);
+ i_axi_data : in std_logic_vector(31 downto 0);
+ i_axi_en : in std_logic;
+ i_axi_we : in std_logic_vector(3 downto 0);
+
+ -- DMX Ports Data bus
+ o_dmx_data : out std_logic_vector((8*G_PORT_COUNT)-1 downto 0);
+ i_dmx_addr : in std_logic_vector(C_REG_CHAN_COUNT_SIZE-1 downto 0);
+ i_dmx_rden : in std_logic
+ );
+ end component;
+
+ -- AXI4-lite -> DMX ctrl interface (control registers)
+ signal s_mab_clk : std_logic_vector(C_REG_MAB_CLK_SIZE-1 downto 0);
+ signal s_break_clk : std_logic_vector(C_REG_BREAK_CLK_SIZE-1 downto 0);
+ signal s_bit_clk : std_logic_vector(C_REG_BIT_CLK_SIZE-1 downto 0);
+ signal s_chan_count: std_logic_vector(C_REG_CHAN_COUNT_SIZE-1 downto 0);
+ signal s_global_en : std_logic_vector(C_REG_GLOBAL_EN_SIZE-1 downto 0);
+ signal s_sof_value : std_logic_vector((C_REG_SOF_VALUE_SIZE*G_PORT_COUNT)-1 downto 0);
+ signal s_idl_value : std_logic_vector((C_REG_IDL_SIZE*G_PORT_COUNT)-1 downto 0);
+ signal s_chan_en : std_logic_vector((C_REG_EN_SIZE*G_PORT_COUNT)-1 downto 0);
+
+ -- AXI4-full <-> BRAM interface/home/quentin/Dropbox/HEPIA/SOMA/scalp_firmware_uart_hl2/ips/hw/scalp_hl2_uart/src/hdl
+ signal s_axi_bram_rdata : std_logic_vector(31 downto 0);
+ signal s_axi_bram_addr : std_logic_vector(16 downto 0);
+ signal s_axi_bram_wdata : std_logic_vector(31 downto 0);
+ signal s_axi_bram_en : std_logic;
+ signal s_axi_bram_we : std_logic_vector(3 downto 0);
+
+ -- BRAM -> DMX ctrl interface
+ signal s_dmx_data : std_logic_vector((8*G_PORT_COUNT)-1 downto 0);
+ signal s_dmx_addr : std_logic_vector(C_REG_CHAN_COUNT_SIZE-1 downto 0);
+ signal s_dmx_rden : std_logic;
+
+begin
+
+-- Instantiation of Axi Bus Interface S00_AXI
+scalp_hl2_S00_AXI_inst : scalp_hl2_S00_AXI
+ generic map (
+ G_PORT_COUNT => G_PORT_COUNT,
+ C_S_AXI_DATA_WIDTH => C_S00_AXI_DATA_WIDTH,
+ C_S_AXI_ADDR_WIDTH => C_S00_AXI_ADDR_WIDTH
+ )
+ port map (
+ -- Config registers
+ ir_mab_clk => s_mab_clk,
+ ir_break_clk => s_break_clk,
+ ir_bit_clk => s_bit_clk,
+ ir_chan_count => s_chan_count,
+ ir_global_en => s_global_en,
+ ir_sof_value => s_sof_value,
+ ir_idl_value => s_idl_value,
+ ir_chan_en => s_chan_en,
+
+ S_AXI_ACLK => AXI_ACLK,
+ S_AXI_ARESETN => AXI_ARESETN,
+ S_AXI_AWADDR => S00_AXI_AWADDR,
+ S_AXI_AWPROT => S00_AXI_AWPROT,
+ S_AXI_AWVALID => S00_AXI_AWVALID,
+ S_AXI_AWREADY => S00_AXI_AWREADY,
+ S_AXI_WDATA => S00_AXI_WDATA,
+ S_AXI_WSTRB => S00_AXI_WSTRB,
+ S_AXI_WVALID => S00_AXI_WVALID,
+ S_AXI_WREADY => S00_AXI_WREADY,
+ S_AXI_BRESP => S00_AXI_BRESP,
+ S_AXI_BVALID => S00_AXI_BVALID,
+ S_AXI_BREADY => S00_AXI_BREADY,
+ S_AXI_ARADDR => S00_AXI_ARADDR,
+ S_AXI_ARPROT => S00_AXI_ARPROT,
+ S_AXI_ARVALID => S00_AXI_ARVALID,
+ S_AXI_ARREADY => S00_AXI_ARREADY,
+ S_AXI_RDATA => S00_AXI_RDATA,
+ S_AXI_RRESP => S00_AXI_RRESP,
+ S_AXI_RVALID => S00_AXI_RVALID,
+ S_AXI_RREADY => S00_AXI_RREADY
+ );
+
+-- Instantiation of Axi Bus Interface S01_AXI
+scalp_hl2_S01_AXI_inst : scalp_hl2_S01_AXI
+ generic map (
+ G_PORT_COUNT => G_PORT_COUNT,
+ C_S_AXI_ID_WIDTH => C_S01_AXI_ID_WIDTH,
+ C_S_AXI_DATA_WIDTH => C_S01_AXI_DATA_WIDTH,
+ C_S_AXI_ADDR_WIDTH => C_S01_AXI_ADDR_WIDTH,
+ C_S_AXI_AWUSER_WIDTH => C_S01_AXI_AWUSER_WIDTH,
+ C_S_AXI_ARUSER_WIDTH => C_S01_AXI_ARUSER_WIDTH,
+ C_S_AXI_WUSER_WIDTH => C_S01_AXI_WUSER_WIDTH,
+ C_S_AXI_RUSER_WIDTH => C_S01_AXI_RUSER_WIDTH,
+ C_S_AXI_BUSER_WIDTH => C_S01_AXI_BUSER_WIDTH
+ )
+ port map (
+
+ i_bram_rdata => s_axi_bram_rdata,
+ o_bram_addr => s_axi_bram_addr,
+ o_bram_wdata => s_axi_bram_wdata,
+ o_bram_en => s_axi_bram_en,
+ o_bram_we => s_axi_bram_we,
+
+ S_AXI_ACLK => AXI_ACLK,
+ S_AXI_ARESETN => AXI_ARESETN,
+ S_AXI_AWID => S01_AXI_AWID,
+ S_AXI_AWADDR => S01_AXI_AWADDR,
+ S_AXI_AWLEN => S01_AXI_AWLEN,
+ S_AXI_AWSIZE => S01_AXI_AWSIZE,
+ S_AXI_AWBURST => S01_AXI_AWBURST,
+ S_AXI_AWLOCK => S01_AXI_AWLOCK,
+ S_AXI_AWCACHE => S01_AXI_AWCACHE,
+ S_AXI_AWPROT => S01_AXI_AWPROT,
+ S_AXI_AWQOS => S01_AXI_AWQOS,
+ S_AXI_AWREGION => S01_AXI_AWREGION,
+ --**S_AXI_AWUSER => S01_AXI_AWUSER,
+ S_AXI_AWVALID => S01_AXI_AWVALID,
+ S_AXI_AWREADY => S01_AXI_AWREADY,
+ S_AXI_WDATA => S01_AXI_WDATA,
+ S_AXI_WSTRB => S01_AXI_WSTRB,
+ S_AXI_WLAST => S01_AXI_WLAST,
+ --**S_AXI_WUSER => S01_AXI_WUSER,
+ S_AXI_WVALID => S01_AXI_WVALID,
+ S_AXI_WREADY => S01_AXI_WREADY,
+ S_AXI_BID => S01_AXI_BID,
+ S_AXI_BRESP => S01_AXI_BRESP,
+ --**S_AXI_BUSER => S01_AXI_BUSER,
+ S_AXI_BVALID => S01_AXI_BVALID,
+ S_AXI_BREADY => S01_AXI_BREADY,
+ S_AXI_ARID => S01_AXI_ARID,
+ S_AXI_ARADDR => S01_AXI_ARADDR,
+ S_AXI_ARLEN => S01_AXI_ARLEN,
+ S_AXI_ARSIZE => S01_AXI_ARSIZE,
+ S_AXI_ARBURST => S01_AXI_ARBURST,
+ S_AXI_ARLOCK => S01_AXI_ARLOCK,
+ S_AXI_ARCACHE => S01_AXI_ARCACHE,
+ S_AXI_ARPROT => S01_AXI_ARPROT,
+ S_AXI_ARQOS => S01_AXI_ARQOS,
+ S_AXI_ARREGION => S01_AXI_ARREGION,
+ --**S_AXI_ARUSER => S01_AXI_ARUSER,
+ S_AXI_ARVALID => S01_AXI_ARVALID,
+ S_AXI_ARREADY => S01_AXI_ARREADY,
+ S_AXI_RID => S01_AXI_RID,
+ S_AXI_RDATA => S01_AXI_RDATA,
+ S_AXI_RRESP => S01_AXI_RRESP,
+ S_AXI_RLAST => S01_AXI_RLAST,
+ --**S_AXI_RUSER => S01_AXI_RUSER,
+ S_AXI_RVALID => S01_AXI_RVALID,
+ S_AXI_RREADY => S01_AXI_RREADY
+ );
+
+ -- Add user logic here
+
+ -- Instantiation
+scalp_hl2_ctrl_inst : scalp_hl2_ctrl
+ generic map (
+ G_PORT_COUNT => G_PORT_COUNT
+ )
+ port map (
+ i_clk => AXI_ACLK,
+ i_nrst => AXI_ARESETN,
+
+ -- Config registers/home/quentin/Dropbox/HEPIA/SOMA/scalp_firmware_uart_hl2/ips/hw/scalp_hl2_uart/src/hdl
+ ir_mab_clk => s_mab_clk,
+ ir_break_clk => s_break_clk,
+ ir_bit_clk => s_bit_clk,
+ ir_chan_count => s_chan_count,
+ ir_global_en => s_global_en,
+ ir_sof_value => s_sof_value,
+ ir_idl_value => s_idl_value,
+ ir_chan_en => s_chan_en,
+
+ -- Data bus
+ i_data => s_dmx_data,
+ o_addr => s_dmx_addr,
+ o_rden => s_dmx_rden,
+
+ -- Dmx
+ o_dmx => dmx_out
+ );
+
+-- BRAM instance
+scalp_hl2_bram_i: scalp_hl2_bram
+ generic map (
+ G_PORT_COUNT => G_PORT_COUNT
+ )
+ port map (
+ i_clk => AXI_ACLK,
+ i_nrst => AXI_ARESETN,
+
+ -- AXI Ports Data bus
+ o_axi_data => s_axi_bram_rdata,
+ i_axi_addr => s_axi_bram_addr,
+ i_axi_data => s_axi_bram_wdata,
+ i_axi_en => s_axi_bram_en,
+ i_axi_we => s_axi_bram_we,
+
+ -- DMX Ports Data bus
+ o_dmx_data => s_dmx_data,
+ i_dmx_addr => s_dmx_addr,
+ i_dmx_rden => s_dmx_rden
+ );
+
+ -- User logic ends
+
+end arch;
diff --git a/ips/hw/scalp_hl2/src/hdl/scalp_hl2_S00_AXI.vhd b/ips/hw/scalp_hl2/src/hdl/scalp_hl2_S00_AXI.vhd
new file mode 100755
index 0000000..3420974
--- /dev/null
+++ b/ips/hw/scalp_hl2/src/hdl/scalp_hl2_S00_AXI.vhd
@@ -0,0 +1,442 @@
+library ieee;
+use ieee.std_logic_1164.all;
+use ieee.numeric_std.all;
+
+library xil_defaultlib;
+use xil_defaultlib.scalp_hl2_pkg.all;
+
+entity scalp_hl2_S00_AXI is
+ generic (
+ -- Users to add parameters here
+ G_PORT_COUNT : integer := 1;
+ -- User parameters ends
+ -- Do not modify the parameters beyond this line
+
+ -- Width of S_AXI data bus
+ C_S_AXI_DATA_WIDTH : integer := 32;
+ -- Width of S_AXI address bus
+ C_S_AXI_ADDR_WIDTH : integer := 4
+ );
+ port (
+ -- Users to add ports here
+ -- Config registers
+ ir_mab_clk : out std_logic_vector(C_REG_MAB_CLK_SIZE-1 downto 0);
+ ir_break_clk : out std_logic_vector(C_REG_BREAK_CLK_SIZE-1 downto 0);
+ ir_bit_clk : out std_logic_vector(C_REG_BIT_CLK_SIZE-1 downto 0);
+ ir_chan_count : out std_logic_vector(C_REG_CHAN_COUNT_SIZE-1 downto 0);
+ ir_global_en : out std_logic_vector(C_REG_GLOBAL_EN_SIZE-1 downto 0);
+ ir_sof_value : out std_logic_vector((C_REG_SOF_VALUE_SIZE*G_PORT_COUNT)-1 downto 0);
+ ir_idl_value : out std_logic_vector((C_REG_IDL_SIZE*G_PORT_COUNT)-1 downto 0);
+ ir_chan_en : out std_logic_vector((C_REG_EN_SIZE*G_PORT_COUNT)-1 downto 0);
+ -- User ports ends
+ -- Do not modify the ports beyond this line
+
+ -- Global Clock Signal
+ S_AXI_ACLK : in std_logic;
+ -- Global Reset Signal. This Signal is Active LOW
+ S_AXI_ARESETN : in std_logic;
+ -- Write address (issued by master, acceped by Slave)
+ S_AXI_AWADDR : in std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);
+ -- Write channel Protection type. This signal indicates the
+ -- privilege and security level of the transaction, and whether
+ -- the transaction is a data access or an instruction access.
+ S_AXI_AWPROT : in std_logic_vector(2 downto 0);
+ -- Write address valid. This signal indicates that the master signaling
+ -- valid write address and control information.
+ S_AXI_AWVALID : in std_logic;
+ -- Write address ready. This signal indicates that the slave is ready
+ -- to accept an address and associated control signals.
+ S_AXI_AWREADY : out std_logic;
+ -- Write data (issued by master, acceped by Slave)
+ S_AXI_WDATA : in std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
+ -- Write strobes. This signal indicates which byte lanes hold
+ -- valid data. There is one write strobe bit for each eight
+ -- bits of the write data bus.
+ S_AXI_WSTRB : in std_logic_vector((C_S_AXI_DATA_WIDTH/8)-1 downto 0);
+ -- Write valid. This signal indicates that valid write
+ -- data and strobes are available.
+ S_AXI_WVALID : in std_logic;
+ -- Write ready. This signal indicates that the slave
+ -- can accept the write data.
+ S_AXI_WREADY : out std_logic;
+ -- Write response. This signal indicates the status
+ -- of the write transaction.
+ S_AXI_BRESP : out std_logic_vector(1 downto 0);
+ -- Write response valid. This signal indicates that the channel
+ -- is signaling a valid write response.
+ S_AXI_BVALID : out std_logic;
+ -- Response ready. This signal indicates that the master
+ -- can accept a write response.
+ S_AXI_BREADY : in std_logic;
+ -- Read address (issued by master, acceped by Slave)
+ S_AXI_ARADDR : in std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);
+ -- Protection type. This signal indicates the privilege
+ -- and security level of the transaction, and whether the
+ -- transaction is a data access or an instruction access.
+ S_AXI_ARPROT : in std_logic_vector(2 downto 0);
+ -- Read address valid. This signal indicates that the channel
+ -- is signaling valid read address and control information.
+ S_AXI_ARVALID : in std_logic;
+ -- Read address ready. This signal indicates that the slave is
+ -- ready to accept an address and associated control signals.
+ S_AXI_ARREADY : out std_logic;
+ -- Read data (issued by slave)
+ S_AXI_RDATA : out std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
+ -- Read response. This signal indicates the status of the
+ -- read transfer.
+ S_AXI_RRESP : out std_logic_vector(1 downto 0);
+ -- Read valid. This signal indicates that the channel is
+ -- signaling the required read data.
+ S_AXI_RVALID : out std_logic;
+ -- Read ready. This signal indicates that the master can
+ -- accept the read data and response information.
+ S_AXI_RREADY : in std_logic
+ );
+end scalp_hl2_S00_AXI;
+
+architecture arch_imp of scalp_hl2_S00_AXI is
+
+ -- AXI4LITE signals
+ signal axi_awaddr : std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);
+ signal axi_awready : std_logic;
+ signal axi_wready : std_logic;
+ signal axi_bresp : std_logic_vector(1 downto 0);
+ signal axi_bvalid : std_logic;
+ signal axi_araddr : std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);
+ signal axi_arready : std_logic;
+ signal axi_rdata : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
+ signal axi_rresp : std_logic_vector(1 downto 0);
+ signal axi_rvalid : std_logic;
+
+ -- Example-specific design signals
+ -- local parameter for addressing 32 bit / 64 bit C_S_AXI_DATA_WIDTH
+ -- ADDR_LSB is used for addressing 32/64 bit registers/memories
+ -- ADDR_LSB = 2 for 32 bits (n downto 2)
+ -- ADDR_LSB = 3 for 64 bits (n downto 3)
+ constant ADDR_LSB : integer := (C_S_AXI_DATA_WIDTH/32)+ 1;
+ constant OPT_MEM_ADDR_BITS : integer := 1;
+ ------------------------------------------------
+ ---- Signals for user logic register space example
+ --------------------------------------------------
+ ---- Number of Slave Registers 4
+ --signal slv_reg0 : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
+ --signal slv_reg1 : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
+ --signal slv_reg2 : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
+ --signal slv_reg3 : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
+ -- Config registers
+ signal slv_reg_mab_clk : std_logic_vector(C_REG_MAB_CLK_SIZE-1 downto 0);
+ signal slv_reg_break_clk : std_logic_vector(C_REG_BREAK_CLK_SIZE-1 downto 0);
+ signal slv_reg_bit_clk : std_logic_vector(C_REG_BIT_CLK_SIZE-1 downto 0);
+ signal slv_reg_chan_count : std_logic_vector(C_REG_CHAN_COUNT_SIZE-1 downto 0);
+ signal slv_reg_global_en : std_logic_vector(C_REG_GLOBAL_EN_SIZE-1 downto 0);
+ signal slv_reg_sof_value : std_logic_vector((C_REG_SOF_VALUE_SIZE*G_PORT_COUNT)-1 downto 0);
+ signal slv_reg_idl_value : std_logic_vector((C_REG_IDL_SIZE*G_PORT_COUNT)-1 downto 0);
+ signal slv_reg_chan_en : std_logic_vector((C_REG_EN_SIZE*G_PORT_COUNT)-1 downto 0);
+
+
+ signal slv_reg_rden : std_logic;
+ signal slv_reg_wren : std_logic;
+ signal reg_data_out : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
+ signal byte_index : integer;
+ signal aw_en : std_logic;
+
+begin
+ -- I/O Connections assignments
+
+ S_AXI_AWREADY <= axi_awready;
+ S_AXI_WREADY <= axi_wready;
+ S_AXI_BRESP <= axi_bresp;
+ S_AXI_BVALID <= axi_bvalid;
+ S_AXI_ARREADY <= axi_arready;
+ S_AXI_RDATA <= axi_rdata;
+ S_AXI_RRESP <= axi_rresp;
+ S_AXI_RVALID <= axi_rvalid;
+ -- Implement axi_awready generation
+ -- axi_awready is asserted for one S_AXI_ACLK clock cycle when both
+ -- S_AXI_AWVALID and S_AXI_WVALID are asserted. axi_awready is
+ -- de-asserted when reset is low.
+
+ process (S_AXI_ACLK)
+ begin
+ if rising_edge(S_AXI_ACLK) then
+ if S_AXI_ARESETN = '0' then
+ axi_awready <= '0';
+ aw_en <= '1';
+ else
+ if (axi_awready = '0' and S_AXI_AWVALID = '1' and S_AXI_WVALID = '1' and aw_en = '1') then
+ -- slave is ready to accept write address when
+ -- there is a valid write address and write data
+ -- on the write address and data bus. This design
+ -- expects no outstanding transactions.
+ axi_awready <= '1';
+ elsif (S_AXI_BREADY = '1' and axi_bvalid = '1') then
+ aw_en <= '1';
+ axi_awready <= '0';
+ else
+ axi_awready <= '0';
+ end if;
+ end if;
+ end if;
+ end process;
+
+ -- Implement axi_awaddr latching
+ -- This process is used to latch the address when both
+ -- S_AXI_AWVALID and S_AXI_WVALID are valid.
+
+ process (S_AXI_ACLK)
+ begin
+ if rising_edge(S_AXI_ACLK) then
+ if S_AXI_ARESETN = '0' then
+ axi_awaddr <= (others => '0');
+ else
+ if (axi_awready = '0' and S_AXI_AWVALID = '1' and S_AXI_WVALID = '1' and aw_en = '1') then
+ -- Write Address latching
+ axi_awaddr <= S_AXI_AWADDR;
+ end if;
+ end if;
+ end if;
+ end process;
+
+ -- Implement axi_wready generation
+ -- axi_wready is asserted for one S_AXI_ACLK clock cycle when both
+ -- S_AXI_AWVALID and S_AXI_WVALID are asserted. axi_wready is
+ -- de-asserted when reset is low.
+
+ process (S_AXI_ACLK)
+ begin
+ if rising_edge(S_AXI_ACLK) then
+ if S_AXI_ARESETN = '0' then
+ axi_wready <= '0';
+ else
+ if (axi_wready = '0' and S_AXI_WVALID = '1' and S_AXI_AWVALID = '1' and aw_en = '1') then
+ -- slave is ready to accept write data when
+ -- there is a valid write address and write data
+ -- on the write address and data bus. This design
+ -- expects no outstanding transactions.
+ axi_wready <= '1';
+ else
+ axi_wready <= '0';
+ end if;
+ end if;
+ end if;
+ end process;
+
+ -- Implement memory mapped register select and write logic generation
+ -- The write data is accepted and written to memory mapped registers when
+ -- axi_awready, S_AXI_WVALID, axi_wready and S_AXI_WVALID are asserted. Write strobes are used to
+ -- select byte enables of slave registers while writing.
+ -- These registers are cleared when reset (active low) is applied.
+ -- Slave register write enable is asserted when valid address and data are available
+ -- and the slave is ready to accept the write address and write data.
+ slv_reg_wren <= axi_wready and S_AXI_WVALID and axi_awready and S_AXI_AWVALID ;
+
+ process (S_AXI_ACLK)
+ variable loc_addr :std_logic_vector(OPT_MEM_ADDR_BITS downto 0);
+ begin
+ if rising_edge(S_AXI_ACLK) then
+ if S_AXI_ARESETN = '0' then
+ -- Assign reset values
+ slv_reg_mab_clk <= std_logic_vector(to_unsigned(C_REG_MAB_CLK_RESET_VAL, C_REG_MAB_CLK_SIZE));
+ slv_reg_break_clk <= std_logic_vector(to_unsigned(C_REG_BREAK_CLK_RESET_VAL, C_REG_BREAK_CLK_SIZE));
+ slv_reg_bit_clk <= std_logic_vector(to_unsigned(C_REG_BIT_CLK_RESET_VAL, C_REG_BIT_CLK_SIZE));
+ slv_reg_chan_count <= std_logic_vector(to_unsigned(C_REG_CHAN_COUNT_RESET_VAL, C_REG_CHAN_COUNT_SIZE));
+ slv_reg_global_en <= std_logic_vector(to_unsigned(C_REG_GLOBAL_EN_RESET_VAL, C_REG_GLOBAL_EN_SIZE));
+ -- FIXME use package reset value
+ slv_reg_sof_value <= (others => '0');
+ slv_reg_idl_value <= (others => '0');
+ slv_reg_chan_en <= (others => '1');
+ else
+ loc_addr := axi_awaddr(ADDR_LSB + OPT_MEM_ADDR_BITS downto ADDR_LSB);
+ if (slv_reg_wren = '1') then
+ case loc_addr is
+ -- read only 00 register
+
+ when b"01" => -- Global clock config register : 0x0004
+ if ( S_AXI_WSTRB(0) = '1' ) then
+ slv_reg_bit_clk(7 downto 0) <= S_AXI_WDATA(7 downto 0);
+ end if;
+ if ( S_AXI_WSTRB(1) = '1' ) then
+ slv_reg_bit_clk(15 downto 8) <= S_AXI_WDATA(15 downto 8);
+ end if;
+ when b"10" =>
+ if ( S_AXI_WSTRB(0) = '1' ) then
+ slv_reg_break_clk(7 downto 0) <= S_AXI_WDATA(7 downto 0);
+ end if;
+ if ( S_AXI_WSTRB(1) = '1' ) then
+ slv_reg_break_clk(15 downto 8) <= S_AXI_WDATA(15 downto 8);
+ end if;
+ if ( S_AXI_WSTRB(2) = '1' ) then
+ slv_reg_mab_clk(7 downto 0) <= S_AXI_WDATA(23 downto 16);
+ end if;
+ if ( S_AXI_WSTRB(3) = '1' ) then
+ slv_reg_mab_clk(15 downto 8) <= S_AXI_WDATA(31 downto 24);
+ end if;
+ when b"11" =>
+ if ( S_AXI_WSTRB(0) = '1' ) then
+ slv_reg_global_en(0 downto 0) <= S_AXI_WDATA(0 downto 0);
+ end if;
+ if ( S_AXI_WSTRB(2) = '1' ) then
+ slv_reg_chan_count(7 downto 0) <= S_AXI_WDATA(23 downto 16);
+ end if;
+ if ( S_AXI_WSTRB(3) = '1' ) then
+ slv_reg_chan_count(11 downto 8) <= S_AXI_WDATA(27 downto 24);
+ end if;
+ when others =>
+ slv_reg_mab_clk <= slv_reg_mab_clk;
+ slv_reg_break_clk <= slv_reg_break_clk;
+ slv_reg_bit_clk <= slv_reg_bit_clk;
+ slv_reg_chan_count <= slv_reg_chan_count;
+ slv_reg_global_en <= slv_reg_global_en;
+ slv_reg_sof_value <= slv_reg_sof_value;
+ slv_reg_idl_value <= slv_reg_idl_value;
+ slv_reg_chan_en <= slv_reg_chan_en;
+ end case;
+ end if;
+ end if;
+ end if;
+ end process;
+
+ -- Implement write response logic generation
+ -- The write response and response valid signals are asserted by the slave
+ -- when axi_wready, S_AXI_WVALID, axi_wready and S_AXI_WVALID are asserted.
+ -- This marks the acceptance of address and indicates the status of
+ -- write transaction.
+
+ process (S_AXI_ACLK)
+ begin
+ if rising_edge(S_AXI_ACLK) then
+ if S_AXI_ARESETN = '0' then
+ axi_bvalid <= '0';
+ axi_bresp <= "00"; --need to work more on the responses
+ else
+ if (axi_awready = '1' and S_AXI_AWVALID = '1' and axi_wready = '1' and S_AXI_WVALID = '1' and axi_bvalid = '0' ) then
+ axi_bvalid <= '1';
+ axi_bresp <= "00";
+ elsif (S_AXI_BREADY = '1' and axi_bvalid = '1') then --check if bready is asserted while bvalid is high)
+ axi_bvalid <= '0'; -- (there is a possibility that bready is always asserted high)
+ end if;
+ end if;
+ end if;
+ end process;
+
+ -- Implement axi_arready generation
+ -- axi_arready is asserted for one S_AXI_ACLK clock cycle when
+ -- S_AXI_ARVALID is asserted. axi_awready is
+ -- de-asserted when reset (active low) is asserted.
+ -- The read address is also latched when S_AXI_ARVALID is
+ -- asserted. axi_araddr is reset to zero on reset assertion.
+
+ process (S_AXI_ACLK)
+ begin
+ if rising_edge(S_AXI_ACLK) then
+ if S_AXI_ARESETN = '0' then
+ axi_arready <= '0';
+ axi_araddr <= (others => '1');
+ else
+ if (axi_arready = '0' and S_AXI_ARVALID = '1') then
+ -- indicates that the slave has acceped the valid read address
+ axi_arready <= '1';
+ -- Read Address latching
+ axi_araddr <= S_AXI_ARADDR;
+ else
+ axi_arready <= '0';
+ end if;
+ end if;
+ end if;
+ end process;
+
+ -- Implement axi_arvalid generation
+ -- axi_rvalid is asserted for one S_AXI_ACLK clock cycle when both
+ -- S_AXI_ARVALID and axi_arready are asserted. The slave registers
+ -- data are available on the axi_rdata bus at this instance. The
+ -- assertion of axi_rvalid marks the validity of read data on the
+ -- bus and axi_rresp indicates the status of read transaction.axi_rvalid
+ -- is deasserted on reset (active low). axi_rresp and axi_rdata are
+ -- cleared to zero on reset (active low).
+ process (S_AXI_ACLK)
+ begin
+ if rising_edge(S_AXI_ACLK) then
+ if S_AXI_ARESETN = '0' then
+ axi_rvalid <= '0';
+ axi_rresp <= "00";
+ else
+ if (axi_arready = '1' and S_AXI_ARVALID = '1' and axi_rvalid = '0') then
+ -- Valid read data is available at the read data bus
+ axi_rvalid <= '1';
+ axi_rresp <= "00"; -- 'OKAY' response
+ elsif (axi_rvalid = '1' and S_AXI_RREADY = '1') then
+ -- Read data is accepted by the master
+ axi_rvalid <= '0';
+ end if;
+ end if;
+ end if;
+ end process;
+
+ -- Implement memory mapped register select and read logic generation
+ -- Slave register read enable is asserted when valid address is available
+ -- and the slave is ready to accept the read address.
+ slv_reg_rden <= axi_arready and S_AXI_ARVALID and (not axi_rvalid) ;
+
+ process (slv_reg_bit_clk, slv_reg_mab_clk, slv_reg_break_clk, slv_reg_chan_count, slv_reg_global_en, axi_araddr, S_AXI_ARESETN, slv_reg_rden)
+ variable loc_addr :std_logic_vector(OPT_MEM_ADDR_BITS downto 0);
+ begin
+ -- Address decoding for reading registers
+ loc_addr := axi_araddr(ADDR_LSB + OPT_MEM_ADDR_BITS downto ADDR_LSB);
+ case loc_addr is
+ when b"00" =>
+ -- Info register : 0x0000
+ reg_data_out <= (others => '0');
+ reg_data_out(C_REG_PORT_COUNT_POS + C_REG_PORT_COUNT_SIZE - 1 downto C_REG_PORT_COUNT_POS) <= std_logic_vector(to_unsigned(G_PORT_COUNT, C_REG_PORT_COUNT_SIZE));
+ reg_data_out(C_REG_IP_REV_MAJ_POS + C_REG_IP_REV_MAJ_SIZE - 1 downto C_REG_IP_REV_MAJ_POS) <= std_logic_vector(to_unsigned(C_REG_IP_REV_MAJ_RESET_VAL, C_REG_IP_REV_MAJ_SIZE));
+ reg_data_out(C_REG_IP_REV_MIN_POS + C_REG_IP_REV_MIN_SIZE - 1 downto C_REG_IP_REV_MIN_POS) <= std_logic_vector(to_unsigned(C_REG_IP_REV_MIN_RESET_VAL, C_REG_IP_REV_MIN_SIZE));
+ when b"01" =>
+ -- Global clock config register : 0x0004
+ reg_data_out <= (others => '0');
+ reg_data_out(C_REG_BIT_CLK_POS + C_REG_BIT_CLK_SIZE - 1 downto C_REG_BIT_CLK_POS) <= slv_reg_bit_clk;
+ when b"10" =>
+ -- Global break config register : 0x0008
+ reg_data_out <= (others => '0');
+ reg_data_out(C_REG_MAB_CLK_POS + C_REG_MAB_CLK_SIZE - 1 downto C_REG_MAB_CLK_POS) <= slv_reg_mab_clk;
+ reg_data_out(C_REG_BREAK_CLK_POS + C_REG_BREAK_CLK_SIZE - 1 downto C_REG_BREAK_CLK_POS) <= slv_reg_break_clk;
+ when b"11" =>
+ -- Global control register
+ reg_data_out <= (others => '0');
+ reg_data_out(C_REG_CHAN_COUNT_POS + C_REG_CHAN_COUNT_SIZE - 1 downto C_REG_CHAN_COUNT_POS) <= slv_reg_chan_count;
+ reg_data_out(C_REG_GLOBAL_EN_POS + C_REG_GLOBAL_EN_SIZE - 1 downto C_REG_GLOBAL_EN_POS) <= slv_reg_global_en;
+ when others =>
+ -- FIXME find a way to read variable number of port registers
+ reg_data_out <= (others => '0');
+ end case;
+ end process;
+
+ -- Output register or memory read data
+ process( S_AXI_ACLK ) is
+ begin
+ if (rising_edge (S_AXI_ACLK)) then
+ if ( S_AXI_ARESETN = '0' ) then
+ axi_rdata <= (others => '0');
+ else
+ if (slv_reg_rden = '1') then
+ -- When there is a valid read address (S_AXI_ARVALID) with
+ -- acceptance of read address by the slave (axi_arready),
+ -- output the read dada
+ -- Read address mux
+ axi_rdata <= reg_data_out; -- register read data
+ end if;
+ end if;
+ end if;
+ end process;
+
+
+ -- Add user logic here
+ ir_mab_clk <= slv_reg_mab_clk;
+ ir_break_clk <= slv_reg_break_clk;
+ ir_bit_clk <= slv_reg_bit_clk;
+ ir_chan_count <= slv_reg_chan_count;
+ ir_global_en <= slv_reg_global_en;
+ ir_sof_value <= slv_reg_sof_value;
+ ir_idl_value <= slv_reg_idl_value;
+ ir_chan_en <= slv_reg_chan_en;
+ -- User logic ends
+
+end arch_imp;
diff --git a/ips/hw/scalp_hl2/src/hdl/scalp_hl2_S01_AXI.vhd b/ips/hw/scalp_hl2/src/hdl/scalp_hl2_S01_AXI.vhd
new file mode 100755
index 0000000..57b23a6
--- /dev/null
+++ b/ips/hw/scalp_hl2/src/hdl/scalp_hl2_S01_AXI.vhd
@@ -0,0 +1,592 @@
+library ieee;
+use ieee.std_logic_1164.all;
+use ieee.numeric_std.all;
+
+entity scalp_hl2_S01_AXI is
+ generic (
+ -- Users to add parameters here
+ G_PORT_COUNT : integer := 1;
+ -- User parameters ends
+ -- Do not modify the parameters beyond this line
+
+ -- Width of ID for for write address, write data, read address and read data
+ C_S_AXI_ID_WIDTH : integer := 1;
+ -- Width of S_AXI data bus
+ C_S_AXI_DATA_WIDTH : integer := 32;
+ -- Width of S_AXI address bus
+ C_S_AXI_ADDR_WIDTH : integer := 19;
+ -- Width of optional user defined signal in write address channel
+ C_S_AXI_AWUSER_WIDTH : integer := 0;
+ -- Width of optional user defined signal in read address channel
+ C_S_AXI_ARUSER_WIDTH : integer := 0;
+ -- Width of optional user defined signal in write data channel
+ C_S_AXI_WUSER_WIDTH : integer := 0;
+ -- Width of optional user defined signal in read data channel
+ C_S_AXI_RUSER_WIDTH : integer := 0;
+ -- Width of optional user defined signal in write response channel
+ C_S_AXI_BUSER_WIDTH : integer := 0
+ );
+ port (
+ -- BRAM signals
+ i_bram_rdata : in std_logic_vector(31 downto 0);
+ o_bram_addr : out std_logic_vector(16 downto 0);
+ o_bram_wdata : out std_logic_vector(31 downto 0);
+ o_bram_en : out std_logic;
+ o_bram_we : out std_logic_vector(3 downto 0);
+
+ -- Global Clock Signal
+ S_AXI_ACLK : in std_logic;
+
+ -- Global Reset Signal. This Signal is Active LOW
+ S_AXI_ARESETN : in std_logic;
+
+ -- Write Address ID
+ S_AXI_AWID : in std_logic_vector(C_S_AXI_ID_WIDTH-1 downto 0);
+
+ -- Write address
+ S_AXI_AWADDR : in std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);
+
+ -- Burst length. The burst length gives the exact number of transfers in a burst
+ S_AXI_AWLEN : in std_logic_vector(7 downto 0);
+
+ -- Burst size. This signal indicates the size of each transfer in the burst
+ S_AXI_AWSIZE : in std_logic_vector(2 downto 0);
+
+ -- Burst type. The burst type and the size information,
+ -- determine how the address for each transfer within the burst is calculated.
+ S_AXI_AWBURST : in std_logic_vector(1 downto 0);
+
+ -- Lock type. Provides additional information about the
+ -- atomic characteristics of the transfer.
+ S_AXI_AWLOCK : in std_logic;
+
+ -- Memory type. This signal indicates how transactions
+ -- are required to progress through a system.
+ S_AXI_AWCACHE : in std_logic_vector(3 downto 0);
+
+ -- Protection type. This signal indicates the privilege
+ -- and security level of the transaction, and whether
+ -- the transaction is a data access or an instruction access.
+ S_AXI_AWPROT : in std_logic_vector(2 downto 0);
+
+ -- Quality of Service, QoS identifier sent for each
+ -- write transaction.
+ S_AXI_AWQOS : in std_logic_vector(3 downto 0);
+
+ -- Region identifier. Permits a single physical interface
+ -- on a slave to be used for multiple logical interfaces.
+ S_AXI_AWREGION : in std_logic_vector(3 downto 0);
+
+ -- Optional User-defined signal in the write address channel.
+ --**S_AXI_AWUSER : in std_logic_vector(C_S_AXI_AWUSER_WIDTH-1 downto 0);
+
+ -- Write address valid. This signal indicates that
+ -- the channel is signaling valid write address and
+ -- control information.
+ S_AXI_AWVALID : in std_logic;
+
+ -- Write address ready. This signal indicates that
+ -- the slave is ready to accept an address and associated
+ -- control signals.
+ S_AXI_AWREADY : out std_logic;
+
+ -- Write Data
+ S_AXI_WDATA : in std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
+
+ -- Write strobes. This signal indicates which byte
+ -- lanes hold valid data. There is one write strobe
+ -- bit for each eight bits of the write data bus.
+ S_AXI_WSTRB : in std_logic_vector((C_S_AXI_DATA_WIDTH/8)-1 downto 0);
+
+ -- Write last. This signal indicates the last transfer
+ -- in a write burst.
+ S_AXI_WLAST : in std_logic;
+
+ -- Optional User-defined signal in the write data channel.
+ --**S_AXI_WUSER : in std_logic_vector(C_S_AXI_WUSER_WIDTH-1 downto 0);
+
+ -- Write valid. This signal indicates that valid write
+ -- data and strobes are available.
+ S_AXI_WVALID : in std_logic;
+ -- Write ready. This signal indicates that the slave
+ -- can accept the write data.
+ S_AXI_WREADY : out std_logic;
+ -- Response ID tag. This signal is the ID tag of the
+ -- write response.
+
+ S_AXI_BID : out std_logic_vector(C_S_AXI_ID_WIDTH-1 downto 0);
+
+ -- Write response. This signal indicates the status
+ -- of the write transaction.
+ S_AXI_BRESP : out std_logic_vector(1 downto 0);
+
+ -- Optional User-defined signal in the write response channel.
+ --** S_AXI_BUSER : out std_logic_vector(C_S_AXI_BUSER_WIDTH-1 downto 0);
+
+ -- Write response valid. This signal indicates that the
+ -- channel is signaling a valid write response.
+ S_AXI_BVALID : out std_logic;
+
+ -- Response ready. This signal indicates that the master
+ -- can accept a write response.
+ S_AXI_BREADY : in std_logic;
+
+ -- Read address ID. This signal is the identification
+ -- tag for the read address group of signals.
+ S_AXI_ARID : in std_logic_vector(C_S_AXI_ID_WIDTH-1 downto 0);
+
+ -- Read address. This signal indicates the initial
+ -- address of a read burst transaction.
+ S_AXI_ARADDR : in std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);
+
+ -- Burst length. The burst length gives the exact number of transfers in a burst
+ S_AXI_ARLEN : in std_logic_vector(7 downto 0);
+
+ -- Burst size. This signal indicates the size of each transfer in the burst
+ S_AXI_ARSIZE : in std_logic_vector(2 downto 0);
+
+ -- Burst type. The burst type and the size information,
+ -- determine how the address for each transfer within the burst is calculated.
+ S_AXI_ARBURST : in std_logic_vector(1 downto 0);
+
+ -- Lock type. Provides additional information about the
+ -- atomic characteristics of the transfer.
+ S_AXI_ARLOCK : in std_logic;
+
+ -- Memory type. This signal indicates how transactions
+ -- are required to progress through a system.
+ S_AXI_ARCACHE : in std_logic_vector(3 downto 0);
+
+ -- Protection type. This signal indicates the privilege
+ -- and security level of the transaction, and whether
+ -- the transaction is a data access or an instruction access.
+ S_AXI_ARPROT : in std_logic_vector(2 downto 0);
+
+ -- Quality of Service, QoS identifier sent for each
+ -- read transaction.
+ S_AXI_ARQOS : in std_logic_vector(3 downto 0);
+
+ -- Region identifier. Permits a single physical interface
+ -- on a slave to be used for multiple logical interfaces.
+ S_AXI_ARREGION : in std_logic_vector(3 downto 0);
+
+ -- Optional User-defined signal in the read address channel.
+ --**S_AXI_ARUSER : in std_logic_vector(C_S_AXI_ARUSER_WIDTH-1 downto 0);
+
+ -- Write address valid. This signal indicates that
+ -- the channel is signaling valid read address and
+ -- control information.
+ S_AXI_ARVALID : in std_logic;
+
+ -- Read address ready. This signal indicates that
+ -- the slave is ready to accept an address and associated
+ -- control signals.
+ S_AXI_ARREADY : out std_logic;
+
+ -- Read ID tag. This signal is the identification tag
+ -- for the read data group of signals generated by the slave.
+ S_AXI_RID : out std_logic_vector(C_S_AXI_ID_WIDTH-1 downto 0);
+
+ -- Read Data
+ S_AXI_RDATA : out std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
+
+ -- Read response. This signal indicates the status of
+ -- the read transfer.
+ S_AXI_RRESP : out std_logic_vector(1 downto 0);
+
+ -- Read last. This signal indicates the last transfer
+ -- in a read burst.
+ S_AXI_RLAST : out std_logic;
+
+ -- Optional User-defined signal in the read address channel.
+ --** S_AXI_RUSER : out std_logic_vector(C_S_AXI_RUSER_WIDTH-1 downto 0);
+
+ -- Read valid. This signal indicates that the channel
+ -- is signaling the required read data.
+ S_AXI_RVALID : out std_logic;
+
+ -- Read ready. This signal indicates that the master can
+ -- accept the read data and response information.
+ S_AXI_RREADY : in std_logic
+ );
+end scalp_hl2_S01_AXI;
+
+architecture arch_imp of scalp_hl2_S01_AXI is
+
+ -- AXI4FULL signals
+ signal axi_awaddr : std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);
+ signal axi_awready : std_logic;
+ signal axi_wready : std_logic;
+ signal axi_bresp : std_logic_vector(1 downto 0);
+ signal axi_buser : std_logic_vector(C_S_AXI_BUSER_WIDTH-1 downto 0);
+ signal axi_bvalid : std_logic;
+ signal axi_araddr : std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);
+ signal axi_arready : std_logic;
+ signal axi_rdata : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
+ signal axi_rresp : std_logic_vector(1 downto 0);
+ signal axi_rlast : std_logic;
+ signal axi_ruser : std_logic_vector(C_S_AXI_RUSER_WIDTH-1 downto 0);
+ signal axi_rvalid : std_logic;
+ -- aw_wrap_en determines wrap boundary and enables wrapping
+ signal aw_wrap_en : std_logic;
+ -- ar_wrap_en determines wrap boundary and enables wrapping
+ signal ar_wrap_en : std_logic;
+ -- aw_wrap_size is the size of the write transfer, the
+ -- write address wraps to a lower address if upper address
+ -- limit is reached
+ signal aw_wrap_size : integer;
+ -- ar_wrap_size is the size of the read transfer, the
+ -- read address wraps to a lower address if upper address
+ -- limit is reached
+ signal ar_wrap_size : integer;
+ -- The axi_awv_awr_flag flag marks the presence of write address valid
+ signal axi_awv_awr_flag : std_logic;
+ --The axi_arv_arr_flag flag marks the presence of read address valid
+ signal axi_arv_arr_flag : std_logic;
+ -- The axi_awlen_cntr internal write address counter to keep track of beats in a burst transaction
+ signal axi_awlen_cntr : std_logic_vector(7 downto 0);
+ --The axi_arlen_cntr internal read address counter to keep track of beats in a burst transaction
+ signal axi_arlen_cntr : std_logic_vector(7 downto 0);
+ signal axi_arburst : std_logic_vector(2-1 downto 0);
+ signal axi_awburst : std_logic_vector(2-1 downto 0);
+ signal axi_arlen : std_logic_vector(8-1 downto 0);
+ signal axi_awlen : std_logic_vector(8-1 downto 0);
+ --local parameter for addressing 32 bit / 64 bit C_S_AXI_DATA_WIDTH
+ --ADDR_LSB is used for addressing 32/64 bit registers/memories
+ --ADDR_LSB = 2 for 32 bits (n downto 2)
+ --ADDR_LSB = 3 for 42 bits (n downto 3)
+
+ constant ADDR_LSB : integer := (C_S_AXI_DATA_WIDTH/32)+ 1;
+ constant OPT_MEM_ADDR_BITS : integer := 16;
+ constant USER_NUM_MEM : integer := 1;
+ constant low : std_logic_vector (C_S_AXI_ADDR_WIDTH - 1 downto 0) := (others => '0');
+
+ type bram_read_state_t is (
+ S_IDLE,
+ S_FETCH1,
+ S_FETCH2,
+ S_VALID
+ );
+
+ signal bram_read_state : bram_read_state_t;
+
+begin
+ -- I/O Connections assignments
+ S_AXI_AWREADY <= axi_awready;
+ S_AXI_WREADY <= axi_wready;
+ S_AXI_BRESP <= axi_bresp;
+ --**S_AXI_BUSER <= axi_buser;
+ S_AXI_BVALID <= axi_bvalid;
+ S_AXI_ARREADY <= axi_arready;
+ S_AXI_RDATA <= axi_rdata;
+ S_AXI_RRESP <= axi_rresp;
+ S_AXI_RLAST <= axi_rlast;
+ --**S_AXI_RUSER <= axi_ruser;
+ S_AXI_RVALID <= axi_rvalid;
+ S_AXI_BID <= S_AXI_AWID;
+ S_AXI_RID <= S_AXI_ARID;
+ aw_wrap_size <= ((C_S_AXI_DATA_WIDTH)/8 * to_integer(unsigned(axi_awlen)));
+ ar_wrap_size <= ((C_S_AXI_DATA_WIDTH)/8 * to_integer(unsigned(axi_arlen)));
+ aw_wrap_en <= '1' when (((axi_awaddr AND std_logic_vector(to_unsigned(aw_wrap_size,C_S_AXI_ADDR_WIDTH))) XOR std_logic_vector(to_unsigned(aw_wrap_size,C_S_AXI_ADDR_WIDTH))) = low) else '0';
+ ar_wrap_en <= '1' when (((axi_araddr AND std_logic_vector(to_unsigned(ar_wrap_size,C_S_AXI_ADDR_WIDTH))) XOR std_logic_vector(to_unsigned(ar_wrap_size,C_S_AXI_ADDR_WIDTH))) = low) else '0';
+
+ ---------------------------------------------------------------------------
+ -- Implement axi_awready generation
+
+ -- axi_awready is asserted for one S_AXI_ACLK clock cycle when both
+ -- S_AXI_AWVALID and S_AXI_WVALID are asserted. axi_awready is
+ -- de-asserted when reset is low.
+
+ process (S_AXI_ACLK)
+ begin
+ if rising_edge(S_AXI_ACLK) then
+ if S_AXI_ARESETN = '0' then
+ axi_awready <= '0';
+ axi_awv_awr_flag <= '0';
+ else
+ if (axi_awready = '0' and S_AXI_AWVALID = '1' and axi_awv_awr_flag = '0' and axi_arv_arr_flag = '0') then
+ -- slave is ready to accept an address and
+ -- associated control signals
+ axi_awv_awr_flag <= '1'; -- used for generation of bresp() and bvalid
+ axi_awready <= '1';
+ elsif (S_AXI_WLAST = '1' and axi_wready = '1') then
+ -- preparing to accept next address after current write burst tx completion
+ axi_awv_awr_flag <= '0';
+ else
+ axi_awready <= '0';
+ end if;
+ end if;
+ end if;
+ end process;
+
+ ---------------------------------------------------------------------------
+ -- Implement axi_awaddr latching
+
+ -- This process is used to latch the address when both
+ -- S_AXI_AWVALID and S_AXI_WVALID are valid.
+
+ process (S_AXI_ACLK)
+ begin
+ if rising_edge(S_AXI_ACLK) then
+ if S_AXI_ARESETN = '0' then
+ axi_awaddr <= (others => '0');
+ axi_awburst <= (others => '0');
+ axi_awlen <= (others => '0');
+ axi_awlen_cntr <= (others => '0');
+ else
+ if (axi_awready = '0' and S_AXI_AWVALID = '1' and axi_awv_awr_flag = '0') then
+ -- address latching
+ axi_awaddr <= S_AXI_AWADDR(C_S_AXI_ADDR_WIDTH - 1 downto 0); ---- start address of transfer
+ axi_awlen_cntr <= (others => '0');
+ axi_awburst <= S_AXI_AWBURST;
+ axi_awlen <= S_AXI_AWLEN;
+ elsif((axi_awlen_cntr <= axi_awlen) and axi_wready = '1' and S_AXI_WVALID = '1') then
+ axi_awlen_cntr <= std_logic_vector (unsigned(axi_awlen_cntr) + 1);
+
+ case (axi_awburst) is
+ when "00" => -- fixed burst
+ -- The write address for all the beats in the transaction are fixed
+ axi_awaddr <= axi_awaddr; ----for awsize = 4 bytes (010)
+ when "01" => --incremental burst
+ -- The write address for all the beats in the transaction are increments by awsize
+ axi_awaddr(C_S_AXI_ADDR_WIDTH - 1 downto ADDR_LSB) <= std_logic_vector (unsigned(axi_awaddr(C_S_AXI_ADDR_WIDTH - 1 downto ADDR_LSB)) + 1);--awaddr aligned to 4 byte boundary
+ axi_awaddr(ADDR_LSB-1 downto 0) <= (others => '0'); ----for awsize = 4 bytes (010)
+ when "10" => --Wrapping burst
+ -- The write address wraps when the address reaches wrap boundary
+ if (aw_wrap_en = '1') then
+ axi_awaddr <= std_logic_vector (unsigned(axi_awaddr) - (to_unsigned(aw_wrap_size,C_S_AXI_ADDR_WIDTH)));
+ else
+ axi_awaddr(C_S_AXI_ADDR_WIDTH - 1 downto ADDR_LSB) <= std_logic_vector (unsigned(axi_awaddr(C_S_AXI_ADDR_WIDTH - 1 downto ADDR_LSB)) + 1);--awaddr aligned to 4 byte boundary
+ axi_awaddr(ADDR_LSB-1 downto 0) <= (others => '0'); ----for awsize = 4 bytes (010)
+ end if;
+ when others => --reserved (incremental burst for example)
+ axi_awaddr(C_S_AXI_ADDR_WIDTH - 1 downto ADDR_LSB) <= std_logic_vector (unsigned(axi_awaddr(C_S_AXI_ADDR_WIDTH - 1 downto ADDR_LSB)) + 1);--for awsize = 4 bytes (010)
+ axi_awaddr(ADDR_LSB-1 downto 0) <= (others => '0');
+ end case;
+ end if;
+ end if;
+ end if;
+ end process;
+
+ ---------------------------------------------------------------------------
+ -- Implement axi_wready generation
+
+ -- axi_wready is asserted for one S_AXI_ACLK clock cycle when both
+ -- S_AXI_AWVALID and S_AXI_WVALID are asserted. axi_wready is
+ -- de-asserted when reset is low.
+
+ process (S_AXI_ACLK)
+ begin
+ if rising_edge(S_AXI_ACLK) then
+ if S_AXI_ARESETN = '0' then
+ axi_wready <= '0';
+ else
+ if (axi_wready = '0' and S_AXI_WVALID = '1' and axi_awv_awr_flag = '1') then
+ axi_wready <= '1';
+ -- elsif (axi_awv_awr_flag = '0') then
+ elsif (S_AXI_WLAST = '1' and axi_wready = '1') then
+
+ axi_wready <= '0';
+ end if;
+ end if;
+ end if;
+ end process;
+
+ ---------------------------------------------------------------------------
+ -- Implement write response logic generation
+
+ -- The write response and response valid signals are asserted by the slave
+ -- when axi_wready, S_AXI_WVALID, axi_wready and S_AXI_WVALID are asserted.
+ -- This marks the acceptance of address and indicates the status of
+ -- write transaction.
+
+ process (S_AXI_ACLK)
+ begin
+ if rising_edge(S_AXI_ACLK) then
+ if S_AXI_ARESETN = '0' then
+ axi_bvalid <= '0';
+ axi_bresp <= "00"; --need to work more on the responses
+ axi_buser <= (others => '0');
+ else
+ if (axi_awv_awr_flag = '1' and axi_wready = '1' and S_AXI_WVALID = '1' and axi_bvalid = '0' and S_AXI_WLAST = '1' ) then
+ axi_bvalid <= '1';
+ axi_bresp <= "00";
+ elsif (S_AXI_BREADY = '1' and axi_bvalid = '1') then
+ --check if bready is asserted while bvalid is high)
+ axi_bvalid <= '0';
+ end if;
+ end if;
+ end if;
+ end process;
+
+ ---------------------------------------------------------------------------
+ -- Implement axi_arready generation
+
+ -- axi_arready is asserted for one S_AXI_ACLK clock cycle when
+ -- S_AXI_ARVALID is asserted. axi_awready is
+ -- de-asserted when reset (active low) is asserted.
+ -- The read address is also latched when S_AXI_ARVALID is
+ -- asserted. axi_araddr is reset to zero on reset assertion.
+
+ process (S_AXI_ACLK)
+ begin
+ if rising_edge(S_AXI_ACLK) then
+ if S_AXI_ARESETN = '0' then
+ axi_arready <= '0';
+ axi_arv_arr_flag <= '0';
+ else
+ if (axi_arready = '0' and S_AXI_ARVALID = '1' and axi_awv_awr_flag = '0' and axi_arv_arr_flag = '0') then
+ axi_arready <= '1';
+ axi_arv_arr_flag <= '1';
+ elsif (axi_rvalid = '1' and S_AXI_RREADY = '1' and (axi_arlen_cntr = axi_arlen)) then
+ -- preparing to accept next address after current read completion
+ axi_arv_arr_flag <= '0';
+ else
+ axi_arready <= '0';
+ end if;
+ end if;
+ end if;
+ end process;
+
+ ---------------------------------------------------------------------------
+ -- Implement axi_araddr latching
+
+ --This process is used to latch the address when both
+ --S_AXI_ARVALID and S_AXI_RVALID are valid.
+
+ process (S_AXI_ACLK)
+ begin
+ if rising_edge(S_AXI_ACLK) then
+ if S_AXI_ARESETN = '0' then
+ axi_araddr <= (others => '0');
+ axi_arburst <= (others => '0');
+ axi_arlen <= (others => '0');
+ axi_arlen_cntr <= (others => '0');
+ axi_rlast <= '0';
+ axi_ruser <= (others => '0');
+ else
+ if (axi_arready = '0' and S_AXI_ARVALID = '1' and axi_arv_arr_flag = '0') then
+ -- address latching
+ axi_araddr <= S_AXI_ARADDR(C_S_AXI_ADDR_WIDTH - 1 downto 0); ---- start address of transfer
+ axi_arlen_cntr <= (others => '0');
+ axi_rlast <= '0';
+ axi_arburst <= S_AXI_ARBURST;
+ axi_arlen <= S_AXI_ARLEN;
+ elsif((axi_arlen_cntr <= axi_arlen) and axi_rvalid = '1' and S_AXI_RREADY = '1') then
+ axi_arlen_cntr <= std_logic_vector (unsigned(axi_arlen_cntr) + 1);
+ axi_rlast <= '0';
+
+ case (axi_arburst) is
+ when "00" => -- fixed burst
+ -- The read address for all the beats in the transaction are fixed
+ axi_araddr <= axi_araddr; ----for arsize = 4 bytes (010)
+ when "01" => --incremental burst
+ -- The read address for all the beats in the transaction are increments by awsize
+ axi_araddr(C_S_AXI_ADDR_WIDTH - 1 downto ADDR_LSB) <= std_logic_vector (unsigned(axi_araddr(C_S_AXI_ADDR_WIDTH - 1 downto ADDR_LSB)) + 1); --araddr aligned to 4 byte boundary
+ axi_araddr(ADDR_LSB-1 downto 0) <= (others => '0'); ----for awsize = 4 bytes (010)
+ when "10" => --Wrapping burst
+ -- The read address wraps when the address reaches wrap boundary
+ if (ar_wrap_en = '1') then
+ axi_araddr <= std_logic_vector (unsigned(axi_araddr) - (to_unsigned(ar_wrap_size,C_S_AXI_ADDR_WIDTH)));
+ else
+ axi_araddr(C_S_AXI_ADDR_WIDTH - 1 downto ADDR_LSB) <= std_logic_vector (unsigned(axi_araddr(C_S_AXI_ADDR_WIDTH - 1 downto ADDR_LSB)) + 1); --araddr aligned to 4 byte boundary
+ axi_araddr(ADDR_LSB-1 downto 0) <= (others => '0'); ----for awsize = 4 bytes (010)
+ end if;
+ when others => --reserved (incremental burst for example)
+ axi_araddr(C_S_AXI_ADDR_WIDTH - 1 downto ADDR_LSB) <= std_logic_vector (unsigned(axi_araddr(C_S_AXI_ADDR_WIDTH - 1 downto ADDR_LSB)) + 1);--for arsize = 4 bytes (010)
+ axi_araddr(ADDR_LSB-1 downto 0) <= (others => '0');
+ end case;
+ elsif((axi_arlen_cntr = axi_arlen) and axi_rlast = '0' and axi_arv_arr_flag = '1') then
+ axi_rlast <= '1';
+ elsif (S_AXI_RREADY = '1') and axi_rvalid = '1' then
+ axi_rlast <= '0';
+ end if;
+ end if;
+ end if;
+ end process;
+
+ ---------------------------------------------------------------------------
+ -- Implement axi_rvalid generation
+
+ -- axi_rvalid is asserted for one S_AXI_ACLK clock cycle when both
+ -- S_AXI_ARVALID and axi_arready are asserted. The slave registers
+ -- data are available on the axi_rdata bus at this instance. The
+ -- assertion of axi_rvalid marks the validity of read data on the
+ -- bus and axi_rresp indicates the status of read transaction.axi_rvalid
+ -- is deasserted on reset (active low). axi_rresp and axi_rdata are
+ -- cleared to zero on reset (active low).
+
+ --process (S_AXI_ACLK)
+ --begin
+ -- if rising_edge(S_AXI_ACLK) then
+ -- if S_AXI_ARESETN = '0' then
+ -- axi_rvalid <= '0';
+ -- axi_rresp <= "00";
+ -- else
+ -- if (axi_arv_arr_flag = '1' and axi_rvalid = '1') then
+ -- axi_rvalid <= '1';
+ -- axi_rresp <= "00"; -- 'OKAY' response
+ -- elsif (axi_rvalid = '1' and S_AXI_RREADY = '1') then
+ -- axi_rvalid <= '0';
+ -- end if;
+ -- end if;
+ -- end if;
+ --end process;
+
+ process (S_AXI_ACLK)
+ begin
+ if rising_edge(S_AXI_ACLK) then
+ if S_AXI_ARESETN = '0' then
+ axi_rvalid <= '0';
+ axi_rresp <= "00";
+ bram_read_state <= S_IDLE;
+ else
+ case bram_read_state is
+ when S_IDLE =>
+ axi_rvalid <= '0';
+ axi_rresp <= "00";
+ if (axi_arready = '1' and S_AXI_ARVALID = '1') then
+ bram_read_state <= S_FETCH2;
+ else
+ bram_read_state <= S_IDLE;
+ end if;
+ when S_FETCH1 =>
+ axi_rvalid <= '0';
+ axi_rresp <= "00";
+ bram_read_state <= S_FETCH2;
+ when S_FETCH2 =>
+ axi_rvalid <= '1';
+ axi_rresp <= "00";
+ bram_read_state <= S_VALID;
+ when S_VALID =>
+ if S_AXI_RREADY = '1' then
+ axi_rvalid <= '0';
+ if axi_rlast = '0' then
+ bram_read_state <= S_FETCH1;
+ else
+ bram_read_state <= S_IDLE;
+ end if;
+ else
+ axi_rvalid <= '1';
+ bram_read_state <= S_VALID;
+ end if;
+ end case;
+ end if;
+ end if;
+ end process;
+
+ ---------------------------------------------------------------------------
+ -- Generate BRAM access signals
+
+ o_bram_en <= axi_wready or axi_arv_arr_flag;
+
+ -- Set bram address only during axi transactions
+ o_bram_addr <= axi_araddr(ADDR_LSB+OPT_MEM_ADDR_BITS downto ADDR_LSB) when axi_arv_arr_flag = '1' else
+ axi_awaddr(ADDR_LSB+OPT_MEM_ADDR_BITS downto ADDR_LSB) when axi_awv_awr_flag = '1' else
+ (others => '0');
+
+ o_bram_wdata <= S_AXI_WDATA;
+ o_bram_we <= S_AXI_WSTRB when S_AXI_ARESETN = '1' and axi_wready = '1' else (others => '0');
+ axi_rdata <= i_bram_rdata when axi_rvalid = '1' else (others => '0');
+
+end arch_imp;
diff --git a/ips/hw/scalp_hl2/src/hdl/scalp_hl2_bram.vhd b/ips/hw/scalp_hl2/src/hdl/scalp_hl2_bram.vhd
new file mode 100755
index 0000000..b427da9
--- /dev/null
+++ b/ips/hw/scalp_hl2/src/hdl/scalp_hl2_bram.vhd
@@ -0,0 +1,129 @@
+library ieee;
+use ieee.std_logic_1164.all;
+use ieee.numeric_std.all;
+
+Library xpm;
+use xpm.vcomponents.all;
+
+library xil_defaultlib;
+use xil_defaultlib.scalp_hl2_pkg.all;
+
+entity scalp_hl2_bram is
+ generic (
+ G_PORT_COUNT : integer := 1
+ );
+ port (
+ i_clk : in std_logic;
+ i_nrst : in std_logic;
+
+ -- AXI Ports Data bus
+ o_axi_data : out std_logic_vector(31 downto 0);
+ i_axi_addr : in std_logic_vector(16 downto 0);
+ i_axi_data : in std_logic_vector(31 downto 0);
+ i_axi_en : in std_logic;
+ i_axi_we : in std_logic_vector(3 downto 0);
+
+ -- DMX Ports Data bus
+ o_dmx_data : out std_logic_vector((8*G_PORT_COUNT)-1 downto 0);
+ i_dmx_addr : in std_logic_vector(C_REG_CHAN_COUNT_SIZE-1 downto 0);
+ i_dmx_rden : in std_logic
+ );
+end scalp_hl2_bram;
+
+architecture RTL of scalp_hl2_bram is
+
+COMPONENT blk_mem_gen_0
+ PORT (
+ clka : IN STD_LOGIC;
+ rsta : IN STD_LOGIC;
+ ena : IN STD_LOGIC;
+ wea : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
+ addra : IN STD_LOGIC_VECTOR(9 DOWNTO 0);
+ dina : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
+ douta : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
+ clkb : IN STD_LOGIC;
+ rstb : IN STD_LOGIC;
+ enb : IN STD_LOGIC;
+ web : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
+ addrb : IN STD_LOGIC_VECTOR(11 DOWNTO 0);
+ dinb : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
+ doutb : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
+ rsta_busy : OUT STD_LOGIC;
+ rstb_busy : OUT STD_LOGIC
+ );
+END COMPONENT;
+
+ signal s_rst : std_logic;
+
+ signal s_bram_sel : std_logic_vector(6 downto 0);
+ signal s_bram_addr : std_logic_vector(9 downto 0);
+
+ signal s_en : std_logic;
+ signal s_bram_en : std_logic_vector(G_PORT_COUNT-1 downto 0);
+
+ type s_axi_data_out_t is array (0 to G_PORT_COUNT-1) of std_logic_vector(31 downto 0);
+ signal s_axi_data_out : s_axi_data_out_t;
+
+begin
+
+ -- Reset logic
+ s_rst <= not i_nrst;
+
+ -- Split AXI address into BRAM select and BRAM address
+ s_bram_sel <= i_axi_addr(16 downto 10);
+ s_bram_addr <= i_axi_addr(9 downto 0);
+
+ s_en <= i_axi_en;
+
+ -- Bram selection
+ -- Alternate to test:
+ -- output <= (others => '0'); -- default
+ -- output(to_integer(input)) <= '1';
+ BRAM_SEL : process (i_nrst, s_bram_sel, s_en)
+ begin
+ if i_nrst = '0' then
+ s_bram_en <= (others => '0');
+ else
+ for i in 0 to G_PORT_COUNT-1 loop
+ if i = to_integer(unsigned(s_bram_sel)) then
+ s_bram_en(i) <= s_en;
+ else
+ s_bram_en(i) <= '0';
+ end if;
+ end loop;
+ end if;
+ end process BRAM_SEL;
+
+ -- Data out selection
+ DOUT_SEL : process (s_bram_sel, s_axi_data_out)
+ begin
+ o_axi_data <= s_axi_data_out(to_integer(unsigned(s_bram_sel)));
+ end process DOUT_SEL;
+
+ -- BRAM instances
+ RAM_GEN : for i in 0 to G_PORT_COUNT-1 generate
+ begin
+
+ blk_mem_gen_i : blk_mem_gen_0
+ PORT MAP (
+ clka => i_clk,
+ rsta => s_rst,
+ ena => s_bram_en(i),
+ wea => i_axi_we,
+ addra => s_bram_addr,
+ dina => i_axi_data,
+ douta => s_axi_data_out(i),
+ clkb => i_clk,
+ rstb => s_rst,
+ enb => i_dmx_rden,
+ web => "0",
+ addrb => i_dmx_addr,
+ dinb => (others => '0'),
+ doutb => o_dmx_data(((i*8)+7) downto i*8),
+ rsta_busy => open,
+ rstb_busy => open
+ );
+
+ end generate RAM_GEN;
+
+end RTL;
\ No newline at end of file
diff --git a/ips/hw/scalp_hl2/src/hdl/scalp_hl2_ctrl.vhd b/ips/hw/scalp_hl2/src/hdl/scalp_hl2_ctrl.vhd
new file mode 100755
index 0000000..f9c7756
--- /dev/null
+++ b/ips/hw/scalp_hl2/src/hdl/scalp_hl2_ctrl.vhd
@@ -0,0 +1,216 @@
+library IEEE;
+use IEEE.STD_LOGIC_1164.ALL;
+
+-- Uncomment the following library declaration if using
+-- arithmetic functions with Signed or Unsigned values
+use IEEE.NUMERIC_STD.ALL;
+
+library xil_defaultlib;
+use xil_defaultlib.scalp_hl2_pkg.all;
+
+-- Uncomment the following library declaration if instantiating
+-- any Xilinx leaf cells in this code.
+--library UNISIM;
+--use UNISIM.VComponents.all;
+
+entity scalp_hl2_ctrl is
+ generic (
+ G_PORT_COUNT : integer := 1
+ );
+ port (
+ i_clk : in std_logic;
+ i_nrst : in std_logic;
+
+ -- Config registers
+ ir_mab_clk : in std_logic_vector(C_REG_MAB_CLK_SIZE-1 downto 0);
+ ir_break_clk : in std_logic_vector(C_REG_BREAK_CLK_SIZE-1 downto 0);
+ ir_bit_clk : in std_logic_vector(C_REG_BIT_CLK_SIZE-1 downto 0);
+ ir_chan_count : in std_logic_vector(C_REG_CHAN_COUNT_SIZE-1 downto 0);
+ ir_global_en : in std_logic_vector(C_REG_GLOBAL_EN_SIZE-1 downto 0);
+ ir_sof_value : in std_logic_vector((C_REG_SOF_VALUE_SIZE*G_PORT_COUNT)-1 downto 0);
+ ir_idl_value : in std_logic_vector((C_REG_IDL_SIZE*G_PORT_COUNT)-1 downto 0);
+ ir_chan_en : in std_logic_vector((C_REG_EN_SIZE*G_PORT_COUNT)-1 downto 0);
+
+ -- Data bus
+ i_data : in std_logic_vector((8*G_PORT_COUNT)-1 downto 0);
+ o_addr : out std_logic_vector(C_REG_CHAN_COUNT_SIZE-1 downto 0);
+ o_rden : out std_logic;
+
+ -- Dmx
+ o_dmx : out std_logic_vector(G_PORT_COUNT-1 downto 0)
+ );
+end scalp_hl2_ctrl;
+
+architecture Behavioral of scalp_hl2_ctrl is
+
+ type t_SM_Main is (
+ s_Init,
+ s_Break,
+ s_MarkAfterBreak,
+ s_StartOfFrame,
+ s_WaitStartOfFrame,
+ s_DataFrame,
+ s_WaitDataFrame
+ );
+
+ signal r_SM_Main : t_SM_Main;
+
+ signal s_uart_done : std_logic;
+ signal s_uart_strobe : std_logic;
+ signal s_uartdmx : std_logic_vector(G_PORT_COUNT-1 downto 0);
+ signal r_tx_data : std_logic_vector((G_PORT_COUNT*8)-1 downto 0);
+ signal r_Clk_Count : unsigned(C_REG_BREAK_CLK_SIZE-1 downto 0);
+ signal r_data_addr : unsigned(C_REG_CHAN_COUNT_SIZE-1 downto 0);
+
+ component scalp_hl2_uart is
+ generic (
+ G_PORT_COUNT : integer
+ );
+ port (
+ i_clk : in std_logic;
+ ir_bit_clk : in std_logic_vector(C_REG_BIT_CLK_SIZE-1 downto 0);
+ i_data_valid : in std_logic;
+ i_data : in std_logic_vector((8*G_PORT_COUNT)-1 downto 0);
+ o_active : out std_logic;
+ o_dmx : out std_logic_vector(G_PORT_COUNT-1 downto 0);
+ o_done : out std_logic
+ );
+ end component scalp_hl2_uart;
+
+begin
+
+ -- DMX512 State machine
+ p_DMX512 : process (i_clk)
+ begin
+ if rising_edge(i_Clk) then
+ if i_nrst = '0' or ir_global_en = "0" then
+ -- Init out line and counters
+ r_Clk_Count <= (others => '0');
+ r_data_addr <= (others => '0');
+ r_SM_Main <= s_Init;
+ else
+ case r_SM_Main is
+ when s_Init =>
+ -- Init out line and counters
+ r_Clk_Count <= (others => '0');
+ r_data_addr <= (others => '0');
+ -- go to s_Break
+ r_SM_Main <= s_Break;
+ when s_Break =>
+ -- Set out line low
+ -- Done in the mux at the end of file
+
+ -- wait ir_break_clk clock cycles
+ if r_Clk_Count < unsigned(ir_break_clk) - 1 then
+ r_Clk_Count <= r_Clk_Count + 1;
+ r_SM_Main <= s_Break;
+ else
+ r_Clk_Count <= (others => '0');
+ r_SM_Main <= s_MarkAfterBreak;
+ end if;
+
+ -- go to s_MarkAfterBreak
+ when s_MarkAfterBreak =>
+ -- Set out line high
+ -- Done in the mux at the end of file
+
+ -- Preload SOF value, 0 by default
+ r_tx_data <= ir_sof_value;
+ r_data_addr <= (others => '0');
+
+ -- wait ir_mab_clk clock cycles
+ if r_Clk_Count < unsigned(ir_mab_clk) - 3 then
+ r_Clk_Count <= r_Clk_Count + 1;
+ r_SM_Main <= s_MarkAfterBreak;
+ else
+ r_Clk_Count <= (others => '0');
+ r_SM_Main <= s_StartOfFrame;
+ end if;
+
+ -- go to s_StartOfFrame
+ when s_StartOfFrame =>
+ -- Send null byte
+
+ -- go to s_WaitStartOfFrame
+ r_SM_Main <= s_WaitStartOfFrame;
+
+ when s_WaitStartOfFrame =>
+ if s_uart_done = '1' then
+ r_SM_Main <= s_DataFrame;
+ r_tx_data <= i_data;
+ else
+ r_SM_Main <= s_WaitStartOfFrame;
+ end if;
+
+ when s_DataFrame =>
+ r_SM_Main <= s_WaitDataFrame;
+ r_data_addr <= r_data_addr + 1;
+
+ when s_WaitDataFrame =>
+ if s_uart_done = '1' then
+ if r_data_addr < unsigned(ir_chan_count) then
+ r_SM_Main <= s_DataFrame;
+ r_tx_data <= i_data;
+ else
+ r_SM_Main <= s_Break;
+ end if;
+ else
+ r_SM_Main <= s_WaitDataFrame;
+ end if;
+
+ when others =>
+ r_SM_Main <= s_Init;
+
+ end case;
+ end if;
+ end if;
+ end process p_DMX512;
+
+ with r_SM_Main select s_uart_strobe <= '1' when s_StartOfFrame,
+ '1' when s_DataFrame,
+ '0' when others;
+
+ o_addr <= std_logic_vector(r_data_addr);
+
+ -- Memory always selected for now, see if FSM needs to control it
+ o_rden <= '1';
+
+ -- Uart instance
+ scalp_hl2_uart_i: scalp_hl2_uart
+ generic map(
+ G_PORT_COUNT => G_PORT_COUNT
+ )
+ port map (
+ i_clk => i_clk,
+ ir_bit_clk => ir_bit_clk,
+ i_data_valid => s_uart_strobe,
+ i_data => r_tx_data,
+ o_active => open,
+ o_dmx => s_uartdmx,
+ o_done => s_uart_done
+ );
+
+ -- DMX output signal control
+ --with r_SM_Main select o_dmx <= (others => '0') when s_Init,
+ -- (others => '0') when s_Break,
+ -- (others => '1') when s_MarkAfterBreak,
+ -- s_uartdmx when others;
+
+ -- DMX512 State machine
+ p_DMX_OUT : process (r_SM_Main, ir_chan_en, ir_idl_value, s_uartdmx)
+ begin
+ for I in 0 to G_PORT_COUNT - 1 loop
+ if ir_chan_en(I) = '0' then
+ o_dmx(I) <= ir_idl_value(I);
+ else
+ case r_SM_Main is
+ when s_Init => o_dmx(I) <= '0';
+ when s_Break => o_dmx(I) <= '0';
+ when s_MarkAfterBreak => o_dmx(I) <= '1';
+ when others => o_dmx(I) <= s_uartdmx(I);
+ end case;
+ end if;
+ end loop;
+ end process;
+
+end Behavioral;
\ No newline at end of file
diff --git a/ips/hw/scalp_hl2/src/hdl/scalp_hl2_pkg.vhd b/ips/hw/scalp_hl2/src/hdl/scalp_hl2_pkg.vhd
new file mode 100755
index 0000000..6a30bd1
--- /dev/null
+++ b/ips/hw/scalp_hl2/src/hdl/scalp_hl2_pkg.vhd
@@ -0,0 +1,76 @@
+library IEEE;
+use IEEE.STD_LOGIC_1164.ALL;
+use IEEE.NUMERIC_STD.ALL;
+
+package scalp_hl2_pkg is
+
+ -- Info register ----------------------------------------------------------
+
+ -- PORT_COUNT
+ constant C_REG_PORT_COUNT_SIZE : integer := 8;
+ constant C_REG_PORT_COUNT_POS : integer := 8;
+ --constant C_REG_PORT_COUNT_RESET_VAL : integer := 0; GENERIC
+
+ -- IP_REV_MAJ
+ constant C_REG_IP_REV_MAJ_SIZE : integer := 4;
+ constant C_REG_IP_REV_MAJ_POS : integer := 4;
+ constant C_REG_IP_REV_MAJ_RESET_VAL : integer := 1;
+
+ -- IP_REV_MIN
+ constant C_REG_IP_REV_MIN_SIZE : integer := 4;
+ constant C_REG_IP_REV_MIN_POS : integer := 0;
+ constant C_REG_IP_REV_MIN_RESET_VAL : integer := 0;
+
+ -- Global clock config register -------------------------------------------
+
+ -- BIT_CLK
+ constant C_REG_BIT_CLK_SIZE : integer := 16;
+ constant C_REG_BIT_CLK_POS : integer := 0;
+ constant C_REG_BIT_CLK_RESET_VAL : integer := 200;
+
+ -- Global break config register -------------------------------------------
+
+ -- MAB_CLK
+ constant C_REG_MAB_CLK_SIZE : integer := 16;
+ constant C_REG_MAB_CLK_POS : integer := 16;
+ constant C_REG_MAB_CLK_RESET_VAL : integer := 3*C_REG_BIT_CLK_RESET_VAL;
+
+ -- BREAK_CLK
+ constant C_REG_BREAK_CLK_SIZE : integer := 16;
+ constant C_REG_BREAK_CLK_POS : integer := 0;
+ constant C_REG_BREAK_CLK_RESET_VAL : integer := 23*C_REG_BIT_CLK_RESET_VAL;
+
+ -- Global control register ------------------------------------------------
+
+ -- CHAN_COUNT
+ constant C_REG_CHAN_COUNT_SIZE : integer := 12;
+ constant C_REG_CHAN_COUNT_POS : integer := 16;
+ constant C_REG_CHAN_COUNT_RESET_VAL : integer := 512;
+
+ -- GLOBAL_EN
+ constant C_REG_GLOBAL_EN_SIZE : integer := 1;
+ constant C_REG_GLOBAL_EN_POS : integer := 0;
+ constant C_REG_GLOBAL_EN_RESET_VAL : integer := 1;
+
+ -- Port N control register ------------------------------------------------
+
+ -- SOF_VALUE
+ constant C_REG_SOF_VALUE_SIZE : integer := 8;
+ constant C_REG_SOF_VALUE_POS : integer := 8;
+ constant C_REG_SOF_VALUE_RESET_VAL : integer := 0;
+
+ -- IDL
+ constant C_REG_IDL_SIZE : integer := 1;
+ constant C_REG_IDL_POS : integer := 1;
+ constant C_REG_IDL_RESET_VAL : integer := 0;
+
+ -- EN
+ constant C_REG_EN_SIZE : integer := 1;
+ constant C_REG_EN_POS : integer := 0;
+ constant C_REG_EN_RESET_VAL : integer := 1;
+
+end scalp_hl2_pkg;
+
+package body scalp_hl2_pkg is
+
+end scalp_hl2_pkg;
\ No newline at end of file
diff --git a/ips/hw/scalp_hl2/src/hdl/scalp_hl2_uart.vhd b/ips/hw/scalp_hl2/src/hdl/scalp_hl2_uart.vhd
new file mode 100755
index 0000000..d1962a5
--- /dev/null
+++ b/ips/hw/scalp_hl2/src/hdl/scalp_hl2_uart.vhd
@@ -0,0 +1,145 @@
+library ieee;
+use ieee.std_logic_1164.all;
+use ieee.numeric_std.all;
+
+library xil_defaultlib;
+use xil_defaultlib.scalp_hl2_pkg.all;
+
+entity scalp_hl2_uart is
+ generic (
+ G_PORT_COUNT : integer := 1
+ );
+ port (
+ i_clk : in std_logic;
+ ir_bit_clk : in std_logic_vector(C_REG_BIT_CLK_SIZE-1 downto 0);
+ i_data_valid : in std_logic;
+ i_data : in std_logic_vector((8*G_PORT_COUNT)-1 downto 0);
+ o_active : out std_logic;
+ o_dmx : out std_logic_vector(G_PORT_COUNT-1 downto 0);
+ o_done : out std_logic
+ );
+end scalp_hl2_uart;
+
+
+architecture RTL of scalp_hl2_uart is
+
+ type t_SM_Main is (
+ s_Idle,
+ s_TX_Start_Bit,
+ s_TX_Data_Bits,
+ s_TX_Stop_Bit1,
+ s_TX_Stop_Bit2,
+ s_Cleanup
+ );
+
+ signal r_SM_Main : t_SM_Main := s_Idle;
+
+ signal r_clk_counter : unsigned(C_REG_BIT_CLK_SIZE-1 downto 0);
+ signal r_bit_index : integer range 0 to 7;
+ signal r_data : std_logic_vector((8*G_PORT_COUNT)-1 downto 0);
+ signal r_done : std_logic;
+
+begin
+
+ p_UART_TX : process (i_clk)
+ begin
+ if rising_edge(i_clk) then
+
+ case r_SM_Main is
+
+ when s_Idle =>
+ o_active <= '0';
+ o_dmx <= (others => '1'); -- Drive Line High for Idle
+ r_done <= '0';
+ r_clk_counter <= (others => '0');
+ r_bit_index <= 0;
+
+ if i_data_valid = '1' then
+ r_data <= i_data;
+ r_SM_Main <= s_TX_Start_Bit;
+ else
+ r_SM_Main <= s_Idle;
+ end if;
+
+ -- Send out Start Bit. Start bit = 0
+ when s_TX_Start_Bit =>
+ o_active <= '1';
+ o_dmx <= (others => '0');
+
+ -- Wait ir_bit_clk clock cycles for start bit to finish
+ if r_clk_counter < unsigned(ir_bit_clk) - 1 then
+ r_clk_counter <= r_clk_counter + 1;
+ r_SM_Main <= s_TX_Start_Bit;
+ else
+ r_clk_counter <= (others => '0');
+ r_SM_Main <= s_TX_Data_Bits;
+ end if;
+
+
+ -- Wait ir_bit_clk clock cycles for data bits to finish
+ when s_TX_Data_Bits =>
+ for I in 0 to G_PORT_COUNT-1 loop
+ o_dmx(I) <= r_data(r_bit_index+(8*I));
+ end loop;
+
+ if r_clk_counter < unsigned(ir_bit_clk) - 1 then
+ r_clk_counter <= r_clk_counter + 1;
+ r_SM_Main <= s_TX_Data_Bits;
+ else
+ r_clk_counter <= (others => '0');
+
+ -- Check if we have sent out all bits
+ if r_bit_index < 7 then
+ r_bit_index <= r_bit_index + 1;
+ r_SM_Main <= s_TX_Data_Bits;
+ else
+ r_bit_index <= 0;
+ r_SM_Main <= s_TX_Stop_Bit1;
+ end if;
+ end if;
+
+
+ -- Send out first stop bit
+ when s_TX_Stop_Bit1 =>
+ o_dmx <= (others => '1');
+
+ -- Wait ir_bit_clk clock cycles for Stop bit to finish
+ if r_clk_counter < unsigned(ir_bit_clk) - 1 then
+ r_clk_counter <= r_clk_counter + 1;
+ r_SM_Main <= s_TX_Stop_Bit1;
+ else
+ r_clk_counter <= (others => '0');
+ r_SM_Main <= s_TX_Stop_Bit2;
+ end if;
+
+
+ -- Send out second stop bit
+ when s_TX_Stop_Bit2 =>
+ o_dmx <= (others => '1');
+
+ -- Wait ir_bit_clk clock cycles for Stop bit to finish
+ if r_clk_counter < unsigned(ir_bit_clk) - 2 then
+ r_clk_counter <= r_clk_counter + 1;
+ r_SM_Main <= s_TX_Stop_Bit2;
+ else
+ r_clk_counter <= (others => '0');
+ r_SM_Main <= s_Cleanup;
+ end if;
+
+ -- Stay here 1 clock
+ when s_Cleanup =>
+ o_active <= '0';
+ r_done <= '1';
+ r_SM_Main <= s_Idle;
+
+
+ when others =>
+ r_SM_Main <= s_Idle;
+
+ end case;
+ end if;
+ end process p_UART_TX;
+
+ o_done <= r_done;
+
+end RTL;
\ No newline at end of file
diff --git a/ips/hw/scalp_hl2/src/ip_core/blk_mem_gen_0/blk_mem_gen_0.xci b/ips/hw/scalp_hl2/src/ip_core/blk_mem_gen_0/blk_mem_gen_0.xci
new file mode 100755
index 0000000..c46d474
--- /dev/null
+++ b/ips/hw/scalp_hl2/src/ip_core/blk_mem_gen_0/blk_mem_gen_0.xci
@@ -0,0 +1,322 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<spirit:design xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
+ <spirit:vendor>xilinx.com</spirit:vendor>
+ <spirit:library>xci</spirit:library>
+ <spirit:name>unknown</spirit:name>
+ <spirit:version>1.0</spirit:version>
+ <spirit:componentInstances>
+ <spirit:componentInstance>
+ <spirit:instanceName>blk_mem_gen_0</spirit:instanceName>
+ <spirit:componentRef spirit:vendor="xilinx.com" spirit:library="ip" spirit:name="blk_mem_gen" spirit:version="8.4"/>
+ <spirit:configurableElementValues>
+ <spirit:configurableElementValue spirit:referenceId="ADDRBLOCK_RANGE.S_1.Mem0">4096</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXILITE_SLAVE_S_AXI.ADDR_WIDTH">1</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXILITE_SLAVE_S_AXI.ARUSER_WIDTH">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXILITE_SLAVE_S_AXI.AWUSER_WIDTH">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXILITE_SLAVE_S_AXI.BUSER_WIDTH">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXILITE_SLAVE_S_AXI.CLK_DOMAIN"/>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXILITE_SLAVE_S_AXI.DATA_WIDTH">1</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXILITE_SLAVE_S_AXI.FREQ_HZ">100000000</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXILITE_SLAVE_S_AXI.HAS_BRESP">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXILITE_SLAVE_S_AXI.HAS_BURST">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXILITE_SLAVE_S_AXI.HAS_CACHE">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXILITE_SLAVE_S_AXI.HAS_LOCK">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXILITE_SLAVE_S_AXI.HAS_PROT">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXILITE_SLAVE_S_AXI.HAS_QOS">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXILITE_SLAVE_S_AXI.HAS_REGION">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXILITE_SLAVE_S_AXI.HAS_RRESP">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXILITE_SLAVE_S_AXI.HAS_WSTRB">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXILITE_SLAVE_S_AXI.ID_WIDTH">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXILITE_SLAVE_S_AXI.INSERT_VIP">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXILITE_SLAVE_S_AXI.MAX_BURST_LENGTH">1</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXILITE_SLAVE_S_AXI.NUM_READ_OUTSTANDING">1</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXILITE_SLAVE_S_AXI.NUM_READ_THREADS">1</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXILITE_SLAVE_S_AXI.NUM_WRITE_OUTSTANDING">1</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXILITE_SLAVE_S_AXI.NUM_WRITE_THREADS">1</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXILITE_SLAVE_S_AXI.PHASE">0.000</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXILITE_SLAVE_S_AXI.PROTOCOL">AXI4LITE</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXILITE_SLAVE_S_AXI.READ_WRITE_MODE">READ_WRITE</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXILITE_SLAVE_S_AXI.RUSER_BITS_PER_BYTE">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXILITE_SLAVE_S_AXI.RUSER_WIDTH">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXILITE_SLAVE_S_AXI.SUPPORTS_NARROW_BURST">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXILITE_SLAVE_S_AXI.WUSER_BITS_PER_BYTE">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXILITE_SLAVE_S_AXI.WUSER_WIDTH">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXI_SLAVE_S_AXI.ADDR_WIDTH">1</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXI_SLAVE_S_AXI.ARUSER_WIDTH">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXI_SLAVE_S_AXI.AWUSER_WIDTH">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXI_SLAVE_S_AXI.BUSER_WIDTH">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXI_SLAVE_S_AXI.CLK_DOMAIN"/>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXI_SLAVE_S_AXI.DATA_WIDTH">1</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXI_SLAVE_S_AXI.FREQ_HZ">100000000</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXI_SLAVE_S_AXI.HAS_BRESP">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXI_SLAVE_S_AXI.HAS_BURST">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXI_SLAVE_S_AXI.HAS_CACHE">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXI_SLAVE_S_AXI.HAS_LOCK">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXI_SLAVE_S_AXI.HAS_PROT">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXI_SLAVE_S_AXI.HAS_QOS">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXI_SLAVE_S_AXI.HAS_REGION">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXI_SLAVE_S_AXI.HAS_RRESP">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXI_SLAVE_S_AXI.HAS_WSTRB">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXI_SLAVE_S_AXI.ID_WIDTH">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXI_SLAVE_S_AXI.INSERT_VIP">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXI_SLAVE_S_AXI.MAX_BURST_LENGTH">1</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXI_SLAVE_S_AXI.NUM_READ_OUTSTANDING">1</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXI_SLAVE_S_AXI.NUM_READ_THREADS">1</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXI_SLAVE_S_AXI.NUM_WRITE_OUTSTANDING">1</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXI_SLAVE_S_AXI.NUM_WRITE_THREADS">1</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXI_SLAVE_S_AXI.PHASE">0.000</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXI_SLAVE_S_AXI.PROTOCOL">AXI4LITE</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXI_SLAVE_S_AXI.READ_WRITE_MODE">READ_WRITE</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXI_SLAVE_S_AXI.RUSER_BITS_PER_BYTE">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXI_SLAVE_S_AXI.RUSER_WIDTH">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXI_SLAVE_S_AXI.SUPPORTS_NARROW_BURST">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXI_SLAVE_S_AXI.WUSER_BITS_PER_BYTE">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXI_SLAVE_S_AXI.WUSER_WIDTH">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.BRAM_PORTA.MASTER_TYPE">OTHER</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.BRAM_PORTA.MEM_ECC">NONE</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.BRAM_PORTA.MEM_SIZE">8192</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.BRAM_PORTA.MEM_WIDTH">32</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.BRAM_PORTA.READ_LATENCY">1</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.BRAM_PORTA.READ_WRITE_MODE"/>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.BRAM_PORTB.MASTER_TYPE">OTHER</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.BRAM_PORTB.MEM_ECC">NONE</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.BRAM_PORTB.MEM_SIZE">8192</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.BRAM_PORTB.MEM_WIDTH">32</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.BRAM_PORTB.READ_LATENCY">1</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.BRAM_PORTB.READ_WRITE_MODE"/>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.CLK.ACLK.CLK_DOMAIN"/>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.CLK.ACLK.FREQ_HZ">100000000</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.CLK.ACLK.INSERT_VIP">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.CLK.ACLK.PHASE">0.000</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.RST.ARESETN.INSERT_VIP">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_ADDRA_WIDTH">10</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_ADDRB_WIDTH">12</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_ALGORITHM">1</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_AXI_ID_WIDTH">4</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_AXI_SLAVE_TYPE">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_AXI_TYPE">1</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_BYTE_SIZE">8</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_COMMON_CLK">1</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_COUNT_18K_BRAM">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_COUNT_36K_BRAM">1</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_CTRL_ECC_ALGO">NONE</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_DEFAULT_DATA">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_DISABLE_WARN_BHV_COLL">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_DISABLE_WARN_BHV_RANGE">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_ELABORATION_DIR">./</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_ENABLE_32BIT_ADDRESS">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_EN_DEEPSLEEP_PIN">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_EN_ECC_PIPE">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_EN_RDADDRA_CHG">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_EN_RDADDRB_CHG">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_EN_SAFETY_CKT">1</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_EN_SHUTDOWN_PIN">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_EN_SLEEP_PIN">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_EST_POWER_SUMMARY">Estimated Power for IP : 4.971749 mW</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_FAMILY">zynq</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_HAS_AXI_ID">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_HAS_ENA">1</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_HAS_ENB">1</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_HAS_INJECTERR">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_HAS_MEM_OUTPUT_REGS_A">1</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_HAS_MEM_OUTPUT_REGS_B">1</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_HAS_MUX_OUTPUT_REGS_A">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_HAS_MUX_OUTPUT_REGS_B">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_HAS_REGCEA">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_HAS_REGCEB">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_HAS_RSTA">1</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_HAS_RSTB">1</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_HAS_SOFTECC_INPUT_REGS_A">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_HAS_SOFTECC_OUTPUT_REGS_B">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_INITA_VAL">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_INITB_VAL">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_INIT_FILE">blk_mem_gen_0.mem</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_INIT_FILE_NAME">no_coe_file_loaded</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_INTERFACE_TYPE">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_LOAD_INIT_FILE">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_MEM_TYPE">2</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_MUX_PIPELINE_STAGES">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_PRIM_TYPE">1</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_READ_DEPTH_A">1024</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_READ_DEPTH_B">4096</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_READ_LATENCY_A">1</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_READ_LATENCY_B">1</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_READ_WIDTH_A">32</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_READ_WIDTH_B">8</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_RSTRAM_A">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_RSTRAM_B">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_RST_PRIORITY_A">CE</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_RST_PRIORITY_B">CE</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_SIM_COLLISION_CHECK">ALL</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_USE_BRAM_BLOCK">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_USE_BYTE_WEA">1</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_USE_BYTE_WEB">1</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_USE_DEFAULT_DATA">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_USE_ECC">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_USE_SOFTECC">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_USE_URAM">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_WEA_WIDTH">4</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_WEB_WIDTH">1</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_WRITE_DEPTH_A">1024</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_WRITE_DEPTH_B">4096</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_WRITE_MODE_A">WRITE_FIRST</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_WRITE_MODE_B">WRITE_FIRST</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_WRITE_WIDTH_A">32</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_WRITE_WIDTH_B">8</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_XDEVICEFAMILY">zynq</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.AXI_ID_Width">4</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.AXI_Slave_Type">Memory_Slave</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.AXI_Type">AXI4_Full</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Additional_Inputs_for_Power_Estimation">false</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Algorithm">Minimum_Area</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Assume_Synchronous_Clk">true</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Byte_Size">8</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.CTRL_ECC_ALGO">NONE</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Coe_File">no_coe_file_loaded</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Collision_Warnings">ALL</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Component_Name">blk_mem_gen_0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Disable_Collision_Warnings">false</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Disable_Out_of_Range_Warnings">false</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.ECC">false</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.EN_DEEPSLEEP_PIN">false</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.EN_ECC_PIPE">false</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.EN_SAFETY_CKT">true</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.EN_SHUTDOWN_PIN">false</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.EN_SLEEP_PIN">false</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Enable_32bit_Address">false</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Enable_A">Use_ENA_Pin</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Enable_B">Use_ENB_Pin</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Error_Injection_Type">Single_Bit_Error_Injection</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Fill_Remaining_Memory_Locations">false</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Interface_Type">Native</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Load_Init_File">false</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.MEM_FILE">no_mem_loaded</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Memory_Type">True_Dual_Port_RAM</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Operating_Mode_A">WRITE_FIRST</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Operating_Mode_B">WRITE_FIRST</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Output_Reset_Value_A">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Output_Reset_Value_B">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.PRIM_type_to_Implement">BRAM</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Pipeline_Stages">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Port_A_Clock">100</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Port_A_Enable_Rate">100</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Port_A_Write_Rate">50</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Port_B_Clock">100</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Port_B_Enable_Rate">100</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Port_B_Write_Rate">50</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Primitive">8kx2</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.RD_ADDR_CHNG_A">false</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.RD_ADDR_CHNG_B">false</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.READ_LATENCY_A">1</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.READ_LATENCY_B">1</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Read_Width_A">32</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Read_Width_B">8</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Register_PortA_Output_of_Memory_Core">false</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Register_PortA_Output_of_Memory_Primitives">true</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Register_PortB_Output_of_Memory_Core">false</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Register_PortB_Output_of_Memory_Primitives">true</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Remaining_Memory_Locations">0</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Reset_Memory_Latch_A">false</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Reset_Memory_Latch_B">false</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Reset_Priority_A">CE</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Reset_Priority_B">CE</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Reset_Type">SYNC</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Use_AXI_ID">false</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Use_Byte_Write_Enable">true</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Use_Error_Injection_Pins">false</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Use_REGCEA_Pin">false</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Use_REGCEB_Pin">false</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Use_RSTA_Pin">true</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Use_RSTB_Pin">true</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Write_Depth_A">1024</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Write_Width_A">32</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Write_Width_B">8</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.ecctype">No_ECC</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.register_porta_input_of_softecc">false</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.register_portb_output_of_softecc">false</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.softecc">false</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.use_bram_block">Stand_Alone</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.ARCHITECTURE">zynq</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.BASE_BOARD_PART">hepia-cores.ch:scalp_node:part0:0.1</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.BOARD_CONNECTIONS"/>
+ <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.DEVICE">xc7z015</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.PACKAGE">clg485</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.PREFHDL">VHDL</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.SILICON_REVISION"/>
+ <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.SIMULATOR_LANGUAGE">MIXED</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.SPEEDGRADE">-2</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.STATIC_POWER"/>
+ <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.TEMPERATURE_GRADE"/>
+ <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.USE_RDI_CUSTOMIZATION">TRUE</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.USE_RDI_GENERATION">TRUE</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.IPCONTEXT">IP_Flow</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.IPREVISION">4</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.MANAGED">TRUE</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.OUTPUTDIR">.</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.SELECTEDSIMMODEL"/>
+ <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.SHAREDDIR">.</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.SWVERSION">2019.2_AR72614</spirit:configurableElementValue>
+ <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.SYNTHESISFLOW">GLOBAL</spirit:configurableElementValue>
+ </spirit:configurableElementValues>
+ <spirit:vendorExtensions>
+ <xilinx:componentInstanceExtensions>
+ <xilinx:configElementInfos>
+ <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXILITE_SLAVE_S_AXI.ADDR_WIDTH" xilinx:valueSource="auto"/>
+ <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXILITE_SLAVE_S_AXI.ARUSER_WIDTH" xilinx:valueSource="constant"/>
+ <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXILITE_SLAVE_S_AXI.AWUSER_WIDTH" xilinx:valueSource="constant"/>
+ <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXILITE_SLAVE_S_AXI.BUSER_WIDTH" xilinx:valueSource="constant"/>
+ <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXILITE_SLAVE_S_AXI.DATA_WIDTH" xilinx:valueSource="auto"/>
+ <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXILITE_SLAVE_S_AXI.HAS_BRESP" xilinx:valueSource="auto"/>
+ <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXILITE_SLAVE_S_AXI.HAS_BURST" xilinx:valueSource="auto"/>
+ <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXILITE_SLAVE_S_AXI.HAS_CACHE" xilinx:valueSource="constant"/>
+ <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXILITE_SLAVE_S_AXI.HAS_LOCK" xilinx:valueSource="constant"/>
+ <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXILITE_SLAVE_S_AXI.HAS_PROT" xilinx:valueSource="constant"/>
+ <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXILITE_SLAVE_S_AXI.HAS_QOS" xilinx:valueSource="constant"/>
+ <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXILITE_SLAVE_S_AXI.HAS_REGION" xilinx:valueSource="constant"/>
+ <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXILITE_SLAVE_S_AXI.HAS_RRESP" xilinx:valueSource="auto"/>
+ <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXILITE_SLAVE_S_AXI.HAS_WSTRB" xilinx:valueSource="auto"/>
+ <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXILITE_SLAVE_S_AXI.PROTOCOL" xilinx:valueSource="auto"/>
+ <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXILITE_SLAVE_S_AXI.RUSER_WIDTH" xilinx:valueSource="constant"/>
+ <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXILITE_SLAVE_S_AXI.WUSER_WIDTH" xilinx:valueSource="constant"/>
+ <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXI_SLAVE_S_AXI.ADDR_WIDTH" xilinx:valueSource="auto"/>
+ <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXI_SLAVE_S_AXI.ARUSER_WIDTH" xilinx:valueSource="constant"/>
+ <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXI_SLAVE_S_AXI.AWUSER_WIDTH" xilinx:valueSource="constant"/>
+ <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXI_SLAVE_S_AXI.BUSER_WIDTH" xilinx:valueSource="constant"/>
+ <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXI_SLAVE_S_AXI.DATA_WIDTH" xilinx:valueSource="auto"/>
+ <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXI_SLAVE_S_AXI.HAS_BRESP" xilinx:valueSource="auto"/>
+ <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXI_SLAVE_S_AXI.HAS_BURST" xilinx:valueSource="auto"/>
+ <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXI_SLAVE_S_AXI.HAS_CACHE" xilinx:valueSource="constant"/>
+ <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXI_SLAVE_S_AXI.HAS_LOCK" xilinx:valueSource="constant"/>
+ <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXI_SLAVE_S_AXI.HAS_PROT" xilinx:valueSource="constant"/>
+ <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXI_SLAVE_S_AXI.HAS_QOS" xilinx:valueSource="constant"/>
+ <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXI_SLAVE_S_AXI.HAS_REGION" xilinx:valueSource="constant"/>
+ <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXI_SLAVE_S_AXI.HAS_RRESP" xilinx:valueSource="auto"/>
+ <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXI_SLAVE_S_AXI.HAS_WSTRB" xilinx:valueSource="auto"/>
+ <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXI_SLAVE_S_AXI.PROTOCOL" xilinx:valueSource="auto"/>
+ <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXI_SLAVE_S_AXI.RUSER_WIDTH" xilinx:valueSource="constant"/>
+ <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXI_SLAVE_S_AXI.WUSER_WIDTH" xilinx:valueSource="constant"/>
+ <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.Algorithm" xilinx:valueSource="user"/>
+ <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.Assume_Synchronous_Clk" xilinx:valueSource="user"/>
+ <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.Byte_Size" xilinx:valueSource="user"/>
+ <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.EN_SAFETY_CKT" xilinx:valueSource="user"/>
+ <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.Enable_B" xilinx:valueSource="user"/>
+ <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.Memory_Type" xilinx:valueSource="user"/>
+ <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.Port_B_Clock" xilinx:valueSource="user"/>
+ <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.Port_B_Enable_Rate" xilinx:valueSource="user"/>
+ <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.Port_B_Write_Rate" xilinx:valueSource="user"/>
+ <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.Primitive" xilinx:valueSource="user"/>
+ <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.Read_Width_A" xilinx:valueSource="user"/>
+ <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.Read_Width_B" xilinx:valueSource="user"/>
+ <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.Register_PortB_Output_of_Memory_Primitives" xilinx:valueSource="user"/>
+ <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.Use_Byte_Write_Enable" xilinx:valueSource="user"/>
+ <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.Use_RSTA_Pin" xilinx:valueSource="user"/>
+ <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.Use_RSTB_Pin" xilinx:valueSource="user"/>
+ <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.Write_Depth_A" xilinx:valueSource="user"/>
+ <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.Write_Width_A" xilinx:valueSource="user"/>
+ <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.Write_Width_B" xilinx:valueSource="user"/>
+ </xilinx:configElementInfos>
+ </xilinx:componentInstanceExtensions>
+ </spirit:vendorExtensions>
+ </spirit:componentInstance>
+ </spirit:componentInstances>
+</spirit:design>
diff --git a/ips/hw/scalp_hl2/src/sim/tb_scalp_hl2.vhd b/ips/hw/scalp_hl2/src/sim/tb_scalp_hl2.vhd
new file mode 100644
index 0000000..dffe3d9
--- /dev/null
+++ b/ips/hw/scalp_hl2/src/sim/tb_scalp_hl2.vhd
@@ -0,0 +1,34 @@
+----------------------------------------------------------------------------------
+-- _ _
+-- | |_ ___ _ __(_)__ _
+-- | ' \/ -_) '_ \ / _` |
+-- |_||_\___| .__/_\__,_|
+-- |_|
+--
+----------------------------------------------------------------------------------
+--
+-- Company: hepia
+-- Author: Quentin Berthet <quentin.berthet@hesge.ch
+--
+-- Module Name: tb_scalp_hl2 - arch
+-- Target Device: hepia-cores.ch:scalp_node:part0:0.1 xc7z015clg485-2
+-- Tool version: 2019.2
+-- Description: Testbench for scalp_hl2
+--
+-- Last update: 2020-12-16 16:20:38
+--
+---------------------------------------------------------------------------------
+
+library ieee;
+use ieee.std_logic_1164.all;
+use ieee.numeric_std.all;
+
+entity tb_scalp_hl2 is
+end tb_scalp_hl2;
+
+
+architecture behavioral of tb_scalp_hl2 is
+
+begin
+
+end behavioral;
diff --git a/ips/vivado/scalp_hl2/2019.2/lin64/.scripts/.prompt_colors.tcl b/ips/vivado/scalp_hl2/2019.2/lin64/.scripts/.prompt_colors.tcl
new file mode 100644
index 0000000..c1aecc0
--- /dev/null
+++ b/ips/vivado/scalp_hl2/2019.2/lin64/.scripts/.prompt_colors.tcl
@@ -0,0 +1,37 @@
+##################################################################################
+# _ _
+# | |_ ___ _ __(_)__ _
+# | ' \/ -_) '_ \ / _` |
+# |_||_\___| .__/_\__,_|
+# |_|
+#
+##################################################################################
+#
+# Company: hepia
+# Author: Quentin Berthet <quentin.berthet@hesge.ch
+#
+# Project Name: scalp_hl2
+# Target Device: hepia-cores.ch:scalp_node:part0:0.1 xc7z015clg485-2
+# Tool version: 2019.2
+# Description: Console color print utility
+#
+# Last update: 2020-12-16 16:59:58
+#
+##################################################################################
+
+# Text attributes
+set RESET [exec tput sgr0]
+set BOLD [exec tput bold]
+set ITALIC [exec tput sitm]
+set BLINK [exec tput blink]
+set HIGHL [exec tput smso]
+
+# Text colors
+set RED [exec tput setaf 1]
+set GREEN [exec tput setaf 2]
+set YELLOW [exec tput setaf 3]
+set BLUE [exec tput setaf 4]
+set MAGENTA [exec tput setaf 5]
+set CYAN [exec tput setaf 6]
+set WHITE [exec tput setaf 7]
+
diff --git a/ips/vivado/scalp_hl2/2019.2/lin64/.scripts/clean_prj_scalp_hl2.sh b/ips/vivado/scalp_hl2/2019.2/lin64/.scripts/clean_prj_scalp_hl2.sh
new file mode 100755
index 0000000..45b1a39
--- /dev/null
+++ b/ips/vivado/scalp_hl2/2019.2/lin64/.scripts/clean_prj_scalp_hl2.sh
@@ -0,0 +1,40 @@
+#!/bin/sh
+
+##################################################################################
+# _ _
+# | |_ ___ _ __(_)__ _
+# | ' \/ -_) '_ \ / _` |
+# |_||_\___| .__/_\__,_|
+# |_|
+#
+##################################################################################
+#
+# Company: hepia
+# Author: Quentin Berthet <quentin.berthet@hesge.ch
+#
+# Project Name: scalp_hl2
+# Target Device: hepia-cores.ch:scalp_node:part0:0.1 xc7z015clg485-2
+# Tool version: 2019.2
+# Description: Cleanup project directory
+#
+# Last update: 2020-12-16 16:59:58
+#
+##################################################################################
+
+echo "> Cleanup project directory..."
+
+PRJ_DIR=..
+
+# Clean current directory
+rm -rf ${PRJ_DIR}/.Xil/ 2> /dev/null
+
+# Remove generated project directory
+rm -rf ${PRJ_DIR}/scalp_hl2/ 2> /dev/null
+
+# Clean app directory
+rm ${PRJ_DIR}/app/*.h 2> /dev/null
+rm ${PRJ_DIR}/app/*.c 2> /dev/null
+rm ${PRJ_DIR}/app/*.html 2> /dev/null
+
+echo "> Done"
+
diff --git a/ips/vivado/scalp_hl2/2019.2/lin64/.scripts/create_prj_scalp_hl2.sh b/ips/vivado/scalp_hl2/2019.2/lin64/.scripts/create_prj_scalp_hl2.sh
new file mode 100755
index 0000000..36edf9a
--- /dev/null
+++ b/ips/vivado/scalp_hl2/2019.2/lin64/.scripts/create_prj_scalp_hl2.sh
@@ -0,0 +1,27 @@
+#!/bin/sh
+
+##################################################################################
+# _ _
+# | |_ ___ _ __(_)__ _
+# | ' \/ -_) '_ \ / _` |
+# |_||_\___| .__/_\__,_|
+# |_|
+#
+##################################################################################
+#
+# Company: hepia
+# Author: Quentin Berthet <quentin.berthet@hesge.ch
+#
+# Project Name: scalp_hl2
+# Target Device: hepia-cores.ch:scalp_node:part0:0.1 xc7z015clg485-2
+# Tool version: 2019.2
+# Description: Create Vivado project
+#
+# Last update: 2020-12-16 16:59:58
+#
+##################################################################################
+
+echo "> Create Vivado project..."
+vivado -nojournal -nolog -mode tcl -source create_prj_scalp_hl2.tcl -notrace
+echo "> Done"
+
diff --git a/ips/vivado/scalp_hl2/2019.2/lin64/.scripts/create_prj_scalp_hl2.tcl b/ips/vivado/scalp_hl2/2019.2/lin64/.scripts/create_prj_scalp_hl2.tcl
new file mode 100644
index 0000000..e5a81b3
--- /dev/null
+++ b/ips/vivado/scalp_hl2/2019.2/lin64/.scripts/create_prj_scalp_hl2.tcl
@@ -0,0 +1,147 @@
+##################################################################################
+# _ _
+# | |_ ___ _ __(_)__ _
+# | ' \/ -_) '_ \ / _` |
+# |_||_\___| .__/_\__,_|
+# |_|
+#
+##################################################################################
+#
+# Company: hepia
+# Author: Quentin Berthet <quentin.berthet@hesge.ch
+#
+# Project Name: scalp_hl2
+# Target Device: hepia-cores.ch:scalp_node:part0:0.1 xc7z015clg485-2
+# Tool version: 2019.2
+# Description: TCL script for re-creating Vivado project 'scalp_hl2'
+#
+# Last update: 2020-12-16 16:59:58
+#
+##################################################################################
+
+# Include files
+source utils.tcl
+
+set PRJ_DIR ".."
+set prj_name "scalp_hl2"
+set PKG_DIR "${PRJ_DIR}/../../../../../packages"
+set SOC_DIR "${PRJ_DIR}/../../../../../soc/"
+
+# Set project type
+set PRJ_TYPE "COMP_PRJ_TYPE"
+
+# Create a variable to store the start time
+set start_time [clock format [clock seconds] -format {%b. %d, %Y %I:%M:%S %p}]
+
+# Set the original project directory path for adding/importing sources in the new project
+set src_dir "${PRJ_DIR}/../src"
+set ip_dir "${PRJ_DIR}/../../../../../ips/hw"
+set comp_dir "${ip_dir}/$prj_name"
+set comp_src_dir "${comp_dir}/src"
+set pkg_src_dir "${PKG_DIR}/hw"
+set soc_src_dir "${SOC_DIR}/hw"
+print_status "Set directory paths" "OK"
+
+# Create the project
+create_project $prj_name ${PRJ_DIR}/$prj_name -part xc7z015clg485-2
+set_property board_part hepia-cores.ch:scalp_node:part0:0.1 [current_project]
+set_property target_language VHDL [current_project]
+print_status "Create project" "OK"
+
+# Map the IP Repository so that custom IP is included
+set_property ip_repo_paths $ip_dir [current_fileset]
+update_ip_catalog
+
+#----------------------------------------------------------------
+# Add project sources
+#----------------------------------------------------------------
+
+if {$PRJ_TYPE == "DESIGN_PRJ_TYPE"} {
+ # add HDL sources
+ set vhdl_src_file_list [findFiles $src_dir/hdl *.vhd]
+ set verilog_src_file_list [findFiles $src_dir/hdl *.v]
+ set hdl_src_file_list [list {*}$vhdl_src_file_list {*}$verilog_src_file_list]
+ add_files -norecurse $hdl_src_file_list
+ # add the constraints file (XDC)
+ add_files -fileset constrs_1 -norecurse $src_dir/constrs/${prj_name}.xdc
+ set_property is_enabled true [get_files $src_dir/constrs/${prj_name}.xdc]
+
+ # add IPs source file
+
+ #read_ip $src_dir/custom_ip/ip_0/ip_0.xci
+} elseif {$PRJ_TYPE == "COMP_PRJ_TYPE"} {
+ # components sources are stored in an external directory
+ # add the project component
+ set vhdl_src_file_list [findFiles $comp_src_dir/hdl *.vhd]
+ set verilog_src_file_list [findFiles $comp_src_dir/hdl *.v]
+ set hdl_src_file_list [list {*}$vhdl_src_file_list {*}$verilog_src_file_list]
+ add_files -norecurse $hdl_src_file_list
+ # add IPs source file
+ #read_ip $comp_src_dir/ip_core/ip_0/ip_0.xci
+ read_ip $comp_src_dir/ip_core/blk_mem_gen_0/blk_mem_gen_0.xci
+
+ # add IP-XACT source file
+ #add_files -norecurse $comp_dir/component.xml
+}
+print_status "Add project sources" "OK"
+
+foreach j $vhdl_src_file_list {
+ set_property file_type {VHDL 2008} [get_files $j]
+ print_status "VHDL 2008 mode configured for the file $j" "OK"
+}
+print_status "VHDL 2008 mode configured for project sources" "OK"
+
+#----------------------------------------------------------------
+# Add constraints files
+#----------------------------------------------------------------
+
+
+# Set packages libraries if any
+#set_property library library_name [get_files $src_dir/hdl/package_name.vhd]
+#update_compile_order -fileset sources_1
+
+# Create the IP Integrator portion of the design
+#create_bd_design "axi_design"
+#update_compile_order -fileset sources_1
+
+# launch the TCL script to generate the IPI design
+source $src_dir/ipi_tcl/${prj_name}_ipi.tcl
+print_status "Add IPI design" "OK"
+
+# Set the top level design
+set_property top $prj_name [current_fileset]
+update_compile_order -fileset sources_1
+
+# Add testbench sources
+if {$PRJ_TYPE == "DESIGN_PRJ_TYPE"} {
+ set vhdl_sim_file_list [findFiles $src_dir/sim *.vhd]
+ set verilog_sim_file_list [findFiles $src_dir/sim *.v]
+} elseif {$PRJ_TYPE == "COMP_PRJ_TYPE"} {
+ set vhdl_sim_file_list [findFiles $comp_src_dir/sim *.vhd]
+ set verilog_sim_file_list [findFiles $comp_src_dir/sim *.v]
+}
+set hdl_sim_file_list [list {*}$vhdl_sim_file_list {*}$verilog_sim_file_list]
+add_files -fileset sim_1 -norecurse $hdl_sim_file_list
+update_compile_order -fileset sim_1
+print_status "Add testbench sources" "OK"
+
+foreach j $vhdl_sim_file_list {
+ set_property file_type {VHDL 2008} [get_files $j]
+ print_status "VHDL 2008 mode configured for the file $j" "OK"
+}
+print_status "VHDL 2008 mode configured for testbench sources" "OK"
+
+# Add packages sources
+
+
+# Add SoC wrapper sources files
+
+
+# Set the completion time
+set end_time [clock format [clock seconds] -format {%b. %d, %Y %I:%M:%S %p}]
+
+# Display the start and end time to the screen
+puts $start_time
+puts $end_time
+
+exit
diff --git a/ips/vivado/scalp_hl2/2019.2/lin64/.scripts/open_prj_scalp_hl2.sh b/ips/vivado/scalp_hl2/2019.2/lin64/.scripts/open_prj_scalp_hl2.sh
new file mode 100755
index 0000000..3abf85b
--- /dev/null
+++ b/ips/vivado/scalp_hl2/2019.2/lin64/.scripts/open_prj_scalp_hl2.sh
@@ -0,0 +1,25 @@
+#!/bin/sh
+
+##################################################################################
+# _ _
+# | |_ ___ _ __(_)__ _
+# | ' \/ -_) '_ \ / _` |
+# |_||_\___| .__/_\__,_|
+# |_|
+#
+##################################################################################
+#
+# Company: hepia
+# Author: Quentin Berthet <quentin.berthet@hesge.ch
+#
+# Project Name: scalp_hl2
+# Target Device: hepia-cores.ch:scalp_node:part0:0.1 xc7z015clg485-2
+# Tool version: 2019.2
+# Description: Create Vivado project
+#
+# Last update: 2020-12-16 16:59:58
+#
+##################################################################################
+
+echo "> Open Vivado GUI..."
+vivado -nojournal -nolog -notrace ../scalp_hl2/scalp_hl2.xpr
diff --git a/ips/vivado/scalp_hl2/2019.2/lin64/.scripts/utils.tcl b/ips/vivado/scalp_hl2/2019.2/lin64/.scripts/utils.tcl
new file mode 100644
index 0000000..850926f
--- /dev/null
+++ b/ips/vivado/scalp_hl2/2019.2/lin64/.scripts/utils.tcl
@@ -0,0 +1,62 @@
+##################################################################################
+# _ _
+# | |_ ___ _ __(_)__ _
+# | ' \/ -_) '_ \ / _` |
+# |_||_\___| .__/_\__,_|
+# |_|
+#
+##################################################################################
+#
+# Company: hepia
+# Author: Quentin Berthet <quentin.berthet@hesge.ch
+#
+# Project Name: scalp_hl2
+# Target Device: hepia-cores.ch:scalp_node:part0:0.1 xc7z015clg485-2
+# Tool version: 2019.2
+# Description: Project management utilities
+#
+# Last update: 2020-12-16 16:59:58
+#
+##################################################################################
+
+# findFiles
+# basedir - the directory to start looking in
+# pattern - A pattern, as defined by the glob command, that the files must match
+proc findFiles { basedir pattern } {
+
+ # Fix the directory name, this ensures the directory name is in the
+ # native format for the platform and contains a final directory seperator
+ set basedir [string trimright [file join [file normalize $basedir] { }]]
+ set fileList {}
+
+ # Look in the current directory for matching files, -type {f r}
+ # means ony readable normal files are looked at, -nocomplain stops
+ # an error being thrown if the returned list is empty
+ foreach fileName [glob -nocomplain -type {f r} -path $basedir $pattern] {
+ lappend fileList $fileName
+ }
+
+ # Now look for any sub direcories in the current directory
+ foreach dirName [glob -nocomplain -type {d r} -path $basedir *] {
+ # Recusively call the routine on the sub directory and append any
+ # new files to the results
+ set subDirList [findFiles $dirName $pattern]
+ if { [llength $subDirList] > 0 } {
+ foreach subDirFile $subDirList {
+ lappend fileList $subDirFile
+ }
+ }
+ }
+ return $fileList
+}
+
+
+# Print a progress status
+# str The string describing the current status
+# status The status as a string (eg. "OK", "FAILED")
+proc print_status {str status} {
+ set MAX_STR_LENGTH 70
+ source .prompt_colors.tcl
+ puts "${CYAN}>${YELLOW} $str [string repeat " " [expr {$MAX_STR_LENGTH - [string length $str]}]]\[${GREEN}${status}${YELLOW}\]${RESET}"
+}
+
diff --git a/ips/vivado/scalp_hl2/2019.2/lin64/setup.sh b/ips/vivado/scalp_hl2/2019.2/lin64/setup.sh
new file mode 100755
index 0000000..e53da5a
--- /dev/null
+++ b/ips/vivado/scalp_hl2/2019.2/lin64/setup.sh
@@ -0,0 +1,30 @@
+##################################################################################
+# _ _
+# | |_ ___ _ __(_)__ _
+# | ' \/ -_) '_ \ / _` |
+# |_||_\___| .__/_\__,_|
+# |_|
+#
+##################################################################################
+#
+# Company: hepia
+# Author: Quentin Berthet <quentin.berthet@hesge.ch
+#
+# Project Name: scalp_hl2
+# Target Device: hepia-cores.ch:scalp_node:part0:0.1 xc7z015clg485-2
+# Tool version: 2019.2
+# Description: TCL script creating aliases for Vivado project management scripts
+#
+# Last update: 2020-12-16 16:59:58
+#
+##################################################################################
+
+# Create aliases
+alias create_project='cd .scripts && ./create_prj_scalp_hl2.sh && cd ..'
+alias clean_project='cd .scripts && ./clean_prj_scalp_hl2.sh && cd ..'
+alias export_hw='cd .scripts && ./export_hw_scalp_hl2.sh && cd ..'
+alias gen_bitstream='cd .scripts && ./gen_bitstream_scalp_hl2.sh && cd ..'
+alias load_bitstream='cd .scripts && ./load_bitstream_scalp_hl2.sh && cd ..'
+alias gen_sw_apps='cd .scripts && ./gen_sw_apps_scalp_hl2.sh && cd ..'
+alias load_sw_app='cd .scripts && ./load_sw_app_scalp_hl2.sh && cd ..'
+alias open_gui='cd .scripts && ./open_prj_scalp_hl2.sh && cd ..'
diff --git a/ips/vivado/scalp_hl2/2019.2/src/ipi_tcl/scalp_hl2_ipi.tcl b/ips/vivado/scalp_hl2/2019.2/src/ipi_tcl/scalp_hl2_ipi.tcl
new file mode 100644
index 0000000..e69de29
diff --git a/tools/config/scalp_hl2.json b/tools/config/scalp_hl2.json
new file mode 100644
index 0000000..83fbc8f
--- /dev/null
+++ b/tools/config/scalp_hl2.json
@@ -0,0 +1,29 @@
+{
+ "author" : {
+ "name" : "Quentin Berthet",
+ "email" : "<quentin.berthet@hesge.ch"
+ },
+ "project" : {
+ "name" : "scalp_hl2",
+ "type" : "COMP_PRJ_TYPE",
+ "category" : "IPS",
+ "vivado_version" : "2019.2",
+ "target_language" : "VHDL",
+ "vhdl_version" : "VHDL 2008"
+ },
+ "hardware" : {
+ "part_name" : "xc7z015clg485-2",
+ "board_name" : "hepia-cores.ch:scalp_node:part0:0.1"
+ },
+ "components" : {
+ "ips" : {
+ "scalp_hl2" :
+ {
+ "hdl" : "enable",
+ "xci" : {
+ "blk_mem_gen_0" : "enable"
+ }
+ }
+ }
+ }
+}
\ No newline at end of file
--
GitLab