diff --git a/board_files/README.md b/board_files/README.md
new file mode 100644
index 0000000000000000000000000000000000000000..3928dfd904f1330cb8423a19cfeb30e66c24c7f6
--- /dev/null
+++ b/board_files/README.md
@@ -0,0 +1,3 @@
+# Vivado board files for SCALP boards
+
+The ```scalp_node``` folder can be copied into ```<Vivado directory>/<version>/data/boards/board_files``` to add SCALP node support in Vivado. The definition ```"hepia-cores.ch:scalp_node:part0:0.1"``` can then be used as a proper board definition for project creation. This board definition is currently blank and does not provide full board definition but it will evolve in the future and should be used for new project creation.
diff --git a/board_files/scalp_node/0.1/SCALP_board.jpg b/board_files/scalp_node/0.1/SCALP_board.jpg
new file mode 100644
index 0000000000000000000000000000000000000000..f00759b05193db7333c08c8ae5b2672f253186fb
Binary files /dev/null and b/board_files/scalp_node/0.1/SCALP_board.jpg differ
diff --git a/board_files/scalp_node/0.1/board.xml b/board_files/scalp_node/0.1/board.xml
new file mode 100755
index 0000000000000000000000000000000000000000..22a9fbcedffeeeff2da27cf6ea2a0e571f78057a
--- /dev/null
+++ b/board_files/scalp_node/0.1/board.xml
@@ -0,0 +1,29 @@
+<?xml version="1.0" encoding="UTF-8" standalone="no"?>
+<board schema_version="2.1" vendor="hepia-cores.ch" name="scalp_node" display_name="SCALP node" url="https://gitedu.hesge.ch/soma/scalp_board/-/wikis/pcb/scalp_mainboard">
+  <images>
+    <image name="SCALP_board.jpg" display_name="SCALP BOARD" sub_type="board">
+      <description>SCALP Board File Image</description>
+    </image>
+  </images>
+  <compatible_board_revisions>
+    <revision id="1">B</revision>
+  </compatible_board_revisions>
+  <file_version>0.1</file_version>
+  <description>SCALP: Self-configurable 3-D Cellular multi-FPGA Adaptive Platform</description>
+  <components>
+    <component name="part0" display_name="SCALP Zynq7015 FPGA" type="fpga" part_name="xc7z015clg485-2" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="https://gitedu.hesge.ch/soma/scalp_board/-/wikis/home">
+      <interfaces>
+        <interface mode="master" name="ps7_fixedio" type="xilinx.com:display_processing_system7:fixedio_rtl:1.0" of_component="ps7_fixedio" preset_proc="ps7_preset">
+        </interface>
+      </interfaces>
+    </component>
+    <component name="ps7_fixedio" display_name="ps7_fixedio" type="chip" sub_type="fixed_io" major_group=""/>
+  </components>
+  <jtag_chains>
+    <jtag_chain name="chain1">
+      <position name="0" component="part0"/>
+    </jtag_chain>
+  </jtag_chains>
+  <connections>
+  </connections>
+</board>
diff --git a/board_files/scalp_node/0.1/changelog.txt b/board_files/scalp_node/0.1/changelog.txt
new file mode 100755
index 0000000000000000000000000000000000000000..8e9ced64323169774d52a796c4aec3b30d4bf97d
--- /dev/null
+++ b/board_files/scalp_node/0.1/changelog.txt
@@ -0,0 +1,3 @@
+0.1
+Initial public release
+
diff --git a/board_files/scalp_node/0.1/part0_pins.xml b/board_files/scalp_node/0.1/part0_pins.xml
new file mode 100644
index 0000000000000000000000000000000000000000..e4be92dcc56e5731b6b3081bf5fc5f6bac115e39
--- /dev/null
+++ b/board_files/scalp_node/0.1/part0_pins.xml
@@ -0,0 +1,5 @@
+<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
+<part_info part_name="xc7z015clg485-2">
+<pins>
+</pins>
+</part_info>