Skip to content

GitLab

Explore

Sign in

Primary navigation

Project

H

HOG registre decalage
- Activity
- Members
- Labels
- Issues
- Issue boards
- Milestones
- Wiki
- Environments
- Terraform modules
- Incidents

Snippets Groups Projects

37ceac1f

Commit 37ceac1f authored 6 months ago by sebastie.gendre

Downloads
- Patches
- Plain Diff

Add Vivado project file

parent 6040e07c

Branches

No related tags found

Loading

Changes 10

Hide whitespace changes

Inline Side-by-side

Showing

Nexys-Video-Master.xdc 312 additions, 0 deletions

Nexys-Video-Master.xdc
Top/labo1b/hog.conf 9 additions, 0 deletions

Top/labo1b/hog.conf
Top/labo1b/list/ips.src 1 addition, 0 deletions

Top/labo1b/list/ips.src
Top/labo1b/list/others.src 1 addition, 0 deletions

Top/labo1b/list/others.src
Top/labo1b/list/sources.con 1 addition, 0 deletions

Top/labo1b/list/sources.con
Top/labo1b/list/xil_defaultlib.src 2 additions, 0 deletions

Top/labo1b/list/xil_defaultlib.src
Top/labo1b/sim.conf 4 additions, 0 deletions

Top/labo1b/sim.conf
reg.vhd 22 additions, 0 deletions

reg.vhd
reg_decalage.vhd 55 additions, 0 deletions

reg_decalage.vhd
test.tcl 6 additions, 0 deletions

test.tcl

with 413 additions and 0 deletions

Loading

0% Loading or .

You are about to add 0 people to the discussion. Proceed with caution.

Finish editing this message first!

Please register or sign in to comment