Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
L
Labo 1B
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Package Registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
Travail semestre SG
Labo 1B
Commits
68b18142
Commit
68b18142
authored
3 weeks ago
by
sebastie.gendre
Browse files
Options
Downloads
Patches
Plain Diff
Update the README
parent
70c0a2e6
No related branches found
No related tags found
No related merge requests found
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
README.md
+7
-0
7 additions, 0 deletions
README.md
with
7 additions
and
0 deletions
README.md
+
7
−
0
View file @
68b18142
# Fichiers du labo 1B #
Ce dépôt contient les fichiers du laboration 1B, du cours de "Conception sur FPGA en VHDL".
Semestre d'automne 2023.
## Auteur ##
Sébastien Gendre
<sebastien.gendre@etu.hesge.ch>
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment