Skip to content
Snippets Groups Projects
Commit c519317a authored by joachim.schmidt's avatar joachim.schmidt
Browse files

Modification of the file create_project.tcl with the description of the Scalp board.

parent 6e880da6
Branches master
No related tags found
No related merge requests found
......@@ -44,7 +44,7 @@ print_status "Set directory paths" "OK"
# Create the project
create_project $prj_name ${PRJ_DIR}/$prj_name -part xc7z015clg485-2
#set_property board_part SCALP [current_project]
set_property board_part "hepia-cores.ch:scalp_node:part0:0.1" [current_project]
set_property target_language VHDL [current_project]
print_status "Create project" "OK"
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment